74HC(T)164 Datasheet by NXP USA Inc.

View All Related Products | Download PDF Datasheet
nexpefla
1. General description
The 74HC164; 74HCT164 is an 8-bit serial-in/parallel-out shift register. The device
features two serial data inputs (DSA and DSB), eight parallel data outputs (Q0 to Q7).
Data is entered serially through DSA or DSB and either input can be used as an active
HIGH enable for data entry through the other input. Data is shifted on the LOW-to-HIGH
transitions of the clock (CP) input. A LOW on the master reset input (MR) clears the
register and forces all outputs LOW, independently of other inputs. Inputs include clamp
diodes. This enables the use of current limiting resistors to interface inputs to voltages in
excess of VCC.
2. Features and benefits
Input levels:
For 74HC164: CMOS level
For 74HCT164: TTL level
Gated serial data inputs
Asynchronous master reset
Complies with JEDEC standard no. 7A
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V.
Multiple package options
Specified from 40 C to +85 C and 40 C to +125 C.
74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
Rev. 8 — 19 November 2015 Product data sheet
gamma omaacm 001mm a Wm; a v 1m7 NI mi Immfl
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 2 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
3. Ordering information
4. Functional diagram
Table 1. Ordering information
Type number Package
Temperature range Name Description Version
74HC164D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width
3.9 mm SOT108-1
74HCT164D
74HC164DB 40 C to +125 C SSOP14 plastic shrink small outline package; 14 leads; body
width 5.3 mm SOT337-1
74HCT164DB
74HC164PW 40 C to +125 C TSSOP14 plastic thin shrink small outline package; 14 leads;
body width 4.4 mm SOT402-1
74HCT164PW
74HC164BQ 40 C to +125 C DHVQFN14 plastic dual in-line compatible thermal enhanced very
thin quad flat package; no leads; 14 terminals;
body 2.5 30.85 mm
SOT762-1
74HCT164BQ
Fig 1. Logic symbol Fig 2. IEC logic symbol
DDF




4
4
4
4
4
4
4
4
&3
'6%
'6$
05
DDF




5
&
'
65*
Fig 3. Logic diagram
DDF

4 4 4
%,76(5,$/ ,13$5$//(/ 287
6+,)75(*,67(5
4 4 4 4 4
'6%
&3
05
'6$
W ammms HHHHHHH 0013,1399 UUUUUUU 6 @ @@@®@ @6666 QQ Transparem |up wew a“ ....... av mu m WM; 15mg
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 3 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
5. Pinning information
5.1 Pinning
Fig 4. Functional diagram
DDF
4
'
))
4
&3
5'
&3
'6%
'6$
05
4
'
))
4
&3
5'
4
'
))
4
&3
5'
4
'
))
4
&3
5'
4
'
))
4
&3
5'
4
'
))
4
&3
5'
4
'
))
4
&3
5'
4
'
))
4
&3
5'
(1) This is not a supply pin. The substrate is attached to this
pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to GND.
Fig 5. Pin configuration SO14, (T)SSOP14 Fig 6. Pin configuration DHVQFN14
+&
+&7
'6$ 9
&&
'6% 4
4 4
4 4
4 4
4 05
*1' &3
DDO





DDO
+&
+&7
*1'
7UDQVSDUHQWWRSYLHZ
4 05
4 4
4 4
4 4
'6% 4
*1'
&3
'6$
9&&





WHUPLQDO
LQGH[DUHD
la, mum av 1m7 "mum“...
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 4 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
5.2 Pin description
6. Functional description
[1] H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition
L = LOW voltage level
I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition
q = lower case letters indicate the state of the referenced input one set-up time prior to the LOW-to-HIGH clock transition
= LOW-to-HIGH clock transition
7. Limiting values
Table 2. Pin description
Symbol Pin Description
DSA 1 data input
DSB 2 data input
Q0 to Q7 3, 4, 5, 6, 10, 11, 12, 13 output
GND 7 ground (0 V)
CP 8 clock input (LOW-to-HIGH, edge-triggered)
MR 9 master reset input (active LOW)
VCC 14 positive supply voltage
Table 3. Function table[1]
Operating
modes Input Output
MR CP DSA DSB Q0 Q1 to Q7
Reset (clear)LXXXLLtoL
Shift H llLq0to q6
HlhLq0to q6
Hhl Lq0to q6
HhhHq0to q6
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
VCC supply voltage 0.5 +7 V
IIK input clamping current VI < 0.5 V or VI>V
CC +0.5 V [1] -20 mA
IOK output clamping current VO<0.5 V or VO>V
CC +0.5V [1] -20 mA
IOoutput current 0.5 V < VO < VCC +0.5V - 25 mA
ICC supply current - 50 mA
IGND ground current 50 - mA
Tstg storage temperature 65 +150 C
mum av 1m7 "mum“...
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 5 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For SO14 package: Ptot derates linearly with 8 mW/K above 70 C.
For (T)SSOP14 packages: Ptot derates linearly with 5.5 mW/K above 60 C.
For DHVQFN14 packages: Ptot derates linearly with 4.5 mW/K above 60 C.
8. Recommended operating conditions
9. Static characteristics
Ptot total power dissipation SO14, (T)SSOP14 and DHVQFN14
packages
[2] -500mW
Table 4. Limiting values …continued
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
Table 5. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V)
Symbol Parameter Conditions 74HC164 74HCT164 Unit
Min Typ Max Min Typ Max
VCC supply voltage 2.0 5.0 6.0 4.5 5.0 5.5 V
VIinput voltage 0 - VCC 0-V
CC V
VOoutput voltage 0 - VCC 0-V
CC V
Tamb ambient temperature 40 +25 +125 40 +25 +125 C
t/V input transition rise and fall rate VCC = 2.0 V - - 625 - - - ns/V
VCC = 4.5 V - 1.67 139 - 1.67 139 ns/V
VCC = 6.0 V - - 83 - - - ns/V
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions 25 C40 C to +85 C40 C to +125 CUnit
Min Typ Max Min Max Min Max
74HC164
VIH HIGH-level
input voltage VCC = 2.0 V 1.5 1.2 - 1.5 - 1.5 - V
VCC = 4.5 V 3.15 2.4 - 3.15 - 3.15 - V
VCC = 6.0 V 4.2 3.2 - 4.2 - 4.2 - V
VIL LOW-level
input voltage VCC = 2.0 V - 0.8 0.5 - 0.5 - 0.5 V
VCC = 4.5 V - 2.1 1.35 - 1.35 - 1.35 V
VCC = 6.0 V - 2.8 1.8 - 1.8 - 1.8 V
VOH HIGH-level
output voltage VI = VIH or VIL
IO = 20 A; VCC = 2.0 V 1.9 2.0 - 1.9 - 1.9 - V
IO = 20 A; VCC = 4.5 V 4.4 4.5 - 4.4 - 4.4 - V
IO = 20 A; VCC = 6.0 V 5.9 6.0 - 5.9 - 5.9 - V
IO = 4.0 mA; VCC = 4.5 V 3.98 4.32 - 3.84 - 3.7 - V
IO = 5.2 mA; VCC = 6.0 V 5.48 5.81 - 5.34 - 5.2 - V
nmm av 1m7 Aluminum:
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 6 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
VOL LOW-level
output voltage VI = VIH or VIL
IO = 20 A; VCC = 2.0 V - 0 0.1 - 0.1 - 0.1 V
IO = 20 A; VCC = 4.5 V - 0 0.1 - 0.1 - 0.1 V
IO = 20 A; VCC = 6.0 V - 0 0.1 - 0.1 - 0.1 V
IO = 4.0 mA; VCC = 4.5 V - 0.15 0.26 - 0.33 - 0.4 V
IO = 5.2 mA; VCC = 6.0 V - 0.16 0.26 - 0.33 - 0.4 V
IIinput leakage
current VI = VCC or GND;
VCC =6.0V --0.1 - 1-1A
ICC supply current VI = VCC or GND; IO=0A;
VCC =6.0V - - 8.0 - 80 - 160 A
CIinput
capacitance -3.5- - - - -pF
74HCT164
VIH HIGH-level
input voltage VCC = 4.5 V to 5.5 V 2.0 1.6 - 2.0 - 2.0 - V
VIL LOW-level
input voltage VCC = 4.5 V to 5.5 V - 1.2 0.8 - 0.8 - 0.8 V
VOH HIGH-level
output voltage VI = VIH or VIL; VCC = 4.5 V
IO = 20 A 4.4 4.5 - 4.4 - 4.4 - V
IO = 4.0 mA 3.98 4.32 - 3.84 - 3.7 - V
VOL LOW-level
output voltage VI = VIH or VIL; VCC = 4.5 V
IO = 20 A; VCC = 4.5 V - 0 0.1 - 0.1 - 0.1 V
IO = 5.2 mA; VCC = 6.0 V - 0.15 0.26 - 0.33 - 0.4 V
IIinput leakage
current VI = VCC or GND;
VCC =6.0V --0.1 - 1-1A
ICC supply current VI = VCC or GND; IO=0A;
VCC =6.0V --8 - 80 - 160A
ICC additional
supply current per input pin;
VI=V
CC 2.1 V; IO=0A;
other inputs at VCC or GND;
VCC = 4.5 V to 5.5 V
- 100 360 - 450 - 490 A
CIinput
capacitance -3.5- - - - -pF
Table 6. Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions 25 C40 C to +85 C40 C to +125 CUnit
Min Typ Max Min Max Min Max
see Figure 10 9 Figure 7 Figure 8 Figure 7 Figure 9 mum av 1m7 "mum“...
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 7 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
10. Dynamic characteristics
Table 7. Dynamic characteristics
GND = 0 V; tr= tf= 6 ns; CL= 50 pF; test circuit see Figure 10; unless otherwise specified
Symbol Parameter Conditions 25 C40 C to +85 C40 C to +125 CUnit
Min Typ Max Min Max Min Max
74HC164
tpd propagation
delay CP to Qn; see Figure 7 [1]
VCC = 2.0 V - 41 170 - 215 - 255 ns
VCC = 4.5 V - 15 34 - 43 - 51 ns
VCC = 5.0 V; CL=15pF - 12 - - - - - ns
VCC = 6.0 V - 12 29 - 37 - 43 ns
tPHL HIGH to LOW
propagation
delay
MR to Qn; see Figure 8
VCC = 2.0 V - 39 140 - 175 - 210 ns
VCC = 4.5 V - 14 28 - 35 - 42 ns
VCC = 5.0 V; CL=15pF - 11 - - - - - ns
VCC = 6.0 V - 11 24 - 30 - 36 ns
tttransition time see Figure 7 [2]
VCC = 2.0 V - 19 75 - 95 - 110 ns
VCC = 4.5 V - 7 15 - 19 - 22 ns
VCC = 6.0 V - 6 13 - 16 - 19 ns
tWpulse width CP HIGH or LOW;
see Figure 7
VCC = 2.0 V 80 14 - 100 - 120 - ns
VCC = 4.5 V 16 5 - 20 - 24 - ns
VCC = 6.0 V 14 4 - 17 - 20 - ns
MR LOW; see Figure 8
VCC = 2.0 V 60 17 - 75 - 90 - ns
VCC = 4.5 V 12 6 - 15 - 18 - ns
VCC = 6.0 V 10 5 - 13 - 15 - ns
trec recovery time MR to CP; see Figure 8
VCC = 2.0 V 60 17 - 75 - 90 - ns
VCC = 4.5 V 12 6 - 15 - 18 - ns
VCC = 6.0 V 10 5 - 13 - 15 - ns
tsu set-up time DSA, and DSB to CP;
see Figure 9
VCC = 2.0 V 60 8 - 75 - 90 - ns
VCC = 4.5 V 12 3 - 15 - 18 - ns
VCC = 6.0 V 10 2 - 13 - 15 - ns
thhold time DSA, and DSB to CP;
see Figure 9
VCC = 2.0 V +4 6- 4 - 4 - ns
VCC = 4.5 V +4 2- 4 - 4 - ns
VCC = 6.0 V +4 2- 4 - 4 - ns
see Figure 10 9 Figure 7 Figure 8 Figure 7 Figure 7 e Figure 8 Figure 8 Figure 9 Figure 9 Figure 7 mum av 1m7 "mum“...
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 8 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
fmax maximum
frequency for Cp, see Figure 7
VCC = 2.0 V 6 23 - 5 - 4 - MHz
VCC = 4.5 V 30 71 - 24 - 20 - MHz
VCC = 5.0 V; CL=15pF - 78 - - - - - MHz
VCC = 6.0 V 35 85 - 28 - 24 - MHz
CPD power
dissipation
capacitance
per package;
VI=GNDtoV
CC
[3] -40- - - - - pF
74HCT164
tpd propagation
delay CP to Qn; see Figure 7 [1]
VCC = 4.5 V - 17 36 - 45 - 54 ns
VCC = 5.0 V; CL=15pF - 14 - - - - - ns
tPHL HIGH to LOW
propagation
delay
MR to Qn; see Figure 8
VCC = 4.5 V - 19 38 - 48 - 57 ns
VCC = 5.0 V; CL=15pF - 16 - - - - - ns
tttransition time see Figure 7 [2]
VCC = 4.5 V - 7 15 - 19 - 22 ns
tWpulse width CP HIGH or LOW;
see Figure 7
VCC = 4.5 V 18 7 - 23 - 27 - ns
MR LOW; see Figure 8
VCC = 4.5 V 18 10 - 23 - 27 - ns
trec recovery time MR to CP; see Figure 8
VCC = 4.5 V 16 7 - 20 - 24 - ns
tsu set-up time DSA, and DSB to CP;
see Figure 9
VCC = 4.5 V 12 6 - 15 - 18 - ns
thhold time DSA, and DSB to CP;
see Figure 9
VCC = 4.5 V +4 2- 4 - 4 - ns
fmax maximum
frequency for Cp, see Figure 7
VCC = 4.5 V 27 55 - 22 - 18 - MHz
VCC = 5.0 V; CL=15pF - 61 - - - - - MHz
Table 7. Dynamic characteristics …continued
GND = 0 V; tr= tf= 6 ns; CL= 50 pF; test circuit see Figure 10; unless otherwise specified
Symbol Parameter Conditions 25 C40 C to +85 C40 C to +125 CUnit
Min Typ Max Min Max Min Max
see Figure 10 um Wm; a v 1m7 NI mm mm
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 9 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
[1] tpd is the same as tPHL and tPLH.
[2] tt is the same as tTHL and tTLH.
[3] CPD is used to determine the dynamic power dissipation (PD in W):
PD=C
PD VCC2fiN+ (CLVCC2fo) where:
fi= input frequency in MHz;
fo= output frequency in MHz;
CL= output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
(CLVCC2fo) = sum of outputs.
CPD power
dissipation
capacitance
per package;
VI=GNDtoV
CC 1.5 V
[3] -40- - - - - pF
Table 7. Dynamic characteristics …continued
GND = 0 V; tr= tf= 6 ns; CL= 50 pF; test circuit see Figure 10; unless otherwise specified
Symbol Parameter Conditions 25 C40 C to +85 C40 C to +125 CUnit
Min Typ Max Min Max Min Max
(1) Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 7. Waveforms showing the clock (CP) to output (Qn) propagation delays, the clock pulse width, the output
transition times and the maximum clock frequency
DDO
&3LQSXW
4QRXWSXW
W3+/ W3/+
W7+/ W7/+
W:
92+
9,
*1'
92/
90
90
9;
9<
IPD[
Table 8. Measurement points
Type Input Output
VMVMVXVY
74HC164 0.5VCC 0.5VCC 0.1VCC 0.9VCC
74HCT164 1.3 V 1.3 V 0.1VCC 0.9VCC
001mm omaams amp.“ av zuw NI WM; vumfl
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 10 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
(1) Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 8. Waveforms showing the master reset (MR) pulse width, the master reset to output (Qn) propagation
delays and the master reset to clock (CP) removal time
DDF
05LQSXW
&3LQSXW
4QRXWSXW
W
3+/
W
:
W
UHF
9
0
9
,
*1'
9
,
9
2+
9
2/
*1'
9
0
9
0
(1) Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
The shaded areas indicate when the input is permitted to change for predictable output performance.
Fig 9. Waveforms showing the data set-up and hold times for Dn inputs
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 11 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
Test data is given in Table 9.
Definitions test circuit:
RT = termination resistance should be equal to output impedance Zo of the pulse generator.
CL = load capacitance including jig and probe capacitance.
Fig 10. Test circuit for measuring switching times
DDK
W:
W:
WU
WU
WI
90
9,
QHJDWLYH
SXOVH
*1'
9,
SRVLWLYH
SXOVH
*1'




9090
90
WI
9&&
'87
57
9,92
&/
*
Table 9. Test data
Type Input Load Test
VItr, tfCL
74HC164 VCC 6.0 ns 15 pF, 50 pF tPLH, tPHL
74HCT164 3.0 V 6.0 ns 15 pF, 50 pF tPLH, tPHL
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 12 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
11. Package outline
Fig 11. Package outline SOT108-1 (SO14)
81,7$
PD[ $
 $
 $
 E
S F '
 (
 
H +
( / /
S 4 =\ZY ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21,668('$7(
,(& -('(& -(,7$
PP
LQFKHV
 


  






  




 

R
R
 
',0(16,216LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPLQFKPD[LPXPSHUVLGHDUHQRWLQFOXGHG


627
;
Z 0
ș
$
$

$

E
S
'
+
(
/
S
4
GHWDLO;
(
=
H
F
/
Y 0 $
$

$




\
( 06
SLQLQGH[
 


  






 










 




  PP
VFDOH
62SODVWLFVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP 627
E©W
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 13 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
Fig 12. Package outline SOT337-1 (SSOP14)
81,7 $
 $
 $
 E
S F '
 ( H +
( / /
S 4 =\ZY ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21 ,668('$7(
,(& -('(& -(,7$
PP 


  






   










R
R
 
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
627


Z 0
E
S
'
+
(
(
=
H
F
Y 0 $
;
$
\
 
 
ș
$
$

$

/
S
4
GHWDLO;
/
$

02
SLQLQGH[
  PP
VFDOH
6623SODVWLFVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP 627
$
PD[

,,,i,fi7, , 7 E©W
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 14 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
Fig 13. Package outline SOT402-1 (TSSOP14)
81,7 $
 $
 $
 E
S F ' ( 
H +
( / /
S 4 =\ZY ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21 ,668('$7(
,(& -('(& -(,7$
PP 










  







R
R
 
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
1RWHV
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG


627 02 

Z 0
E
S
'
=
H

 
 
ș
$
$

$

/
S
4
GHWDLO;
/
$

+
(
(
F
Y 0 $
;
$
\
  PP
VFDOH
76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP 627
$
PD[

SLQLQGH[
a a \ 2 Q. a m \ 7 \ L I / \ F? m D ®® Jaw 7 E r 11L ‘‘‘‘‘ a ‘w‘Liim‘ V iFU ” H W u‘J :5 W E© W Emu
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 15 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
Fig 14. Package outline SOT762-1 (DHVQFN14)
5HIHUHQFHV
2XWOLQH
YHUVLRQ
(XURSHDQ
SURMHFWLRQ ,VVXHGDWH
,(& -('(& -(,7$
627 02
VRWBSR


8QLW
PP
PD[
QRP
PLQ
   
  
$

'LPHQVLRQVPPDUHWKHRULJLQDOGLPHQVLRQV
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
'+94)1SODVWLFGXDOLQOLQHFRPSDWLEOHWKHUPDOHQKDQFHGYHU\WKLQTXDGIODWSDFNDJHQROHDGV
WHUPLQDOVERG\[[PP 627
$
E

F'

'
K
(

(
K

HH
N
N
/Y

Z\
       
\
    

PP
VFDOH
WHUPLQDO
LQGH[DUHD
$$
F
/
(
K
'
K
N
E

 

'
(
WHUPLQDO
LQGH[DUHD
H
H
H
&
\
&
\
$&%
Y
&
Z
GHWDLO;
$%
;
nmm av 1m7 Aluminum:
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 16 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
12. Abbreviations
13. Revision history
Table 10. Abbreviations
Acronym Description
CMOS Complementary Metal-Oxide Semiconductor
DUT Device Under Test
ESD ElectroStatic Discharge
HBM Human Body Model
MM Machine Model
TTL Transistor-Transistor Logic
Table 11. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74HC_HCT164 v.8 20151119 Product data sheet - 74HC_HCT164 v.7
Modifications: Type numbers 74HC164N and 74HCT164N (SOT27-1) removed.
74HC_HCT164 v.7 20130613 Product data sheet - 74HC_HCT164 v.6
Modifications: General description updated.
74HC_HCT164 v.6 20111212 Product data sheet - 74HC_HCT164 v.5
Modifications: Legal pages updated.
74HC_HCT164 v.5 20101125 Product data sheet - 74HC_HCT164 v.4
74HC_HCT164 v.4 20100202 Product data sheet - 74HC_HCT164 v.3
74HC_HCT164 v.3 20050404 Product data sheet - 74HC_HCT164_ CNV v.2
74HC_HCT164_CNV v.2 19901201 Product specification - -
mum av 1m7 "mum“...
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 17 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
14. Legal information
14.1 Data sheet status
[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term ‘short data sheet’ is explained in section “Definitions”.
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nexperia.com.
14.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the Nexperia product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
14.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no
responsibility for the content in this document if provided by an information
source outside of Nexperia.
In no event shall Nexperia be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of Nexperia.
Right to make changes — Nexperia reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
Suitability for use — Nexperia products are not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of a Nexperia product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. Nexperia and its suppliers accept no liability for
inclusion and/or use of Nexperia products in such equipment or
applications and therefore such inclusion and/or use is at the customer’s own
risk.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the Nexperia
product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Nexperia does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using Nexperia
products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). Nexperia does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — Nexperia
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nexperia.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. Nexperia hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of Nexperia products by customer.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development.
Preliminary [short] data sheet Qualification This document contains data from the preliminary specification.
Product [short] data sheet Production This document contains the product specification.
http://wwwmexgeria salesaddresses®nexperia am"... av 1m7 umsmmu
© Nexperia B.V. 2017. All rights reserved
74HC_HCT164 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 8 — 19 November 2015 18 of 19
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific Nexperia product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor tested
in accordance with automotive testing or application requirements. Nexperia
accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer
(a) shall use the product without Nexperia’s warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
Nexperia’s specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies Nexperia for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond Nexperia’s
standard warranty and Nexperia’s product specifications.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
14.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
15. Contact information
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Nexperia 74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
16. Contents
1 General description . . . . . . . . . . . . . . . . . . . . . . 1
2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1
3 Ordering information. . . . . . . . . . . . . . . . . . . . . 2
4 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
5 Pinning information. . . . . . . . . . . . . . . . . . . . . . 3
5.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
5.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4
6 Functional description . . . . . . . . . . . . . . . . . . . 4
7 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4
8 Recommended operating conditions. . . . . . . . 5
9 Static characteristics. . . . . . . . . . . . . . . . . . . . . 5
10 Dynamic characteristics . . . . . . . . . . . . . . . . . . 7
11 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 12
12 Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 16
13 Revision history. . . . . . . . . . . . . . . . . . . . . . . . 16
14 Legal information. . . . . . . . . . . . . . . . . . . . . . . 17
14.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 17
14.2 Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
14.3 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
14.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 18
15 Contact information. . . . . . . . . . . . . . . . . . . . . 18
16 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
© Nexperia B.V. 2017. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release:
19 November 2015

Products related to this Datasheet

IC SHIFT REGST 8BIT SI-PO 14SOIC
IC SHIFT REGST 8BIT SI-PO 14SOIC
IC SHIFT REGISTER 8BIT DHVQFN14
IC 8BIT SHIFT REGISTER 14TSSOP
IC 8BIT SHIFT REGISTER 14-TSSOP
IC 8BIT SHIFT REGISTER 14TSSOP
IC SHIFT REGST 8BIT SI-PO 14SOIC
IC SHIFT REG 8BIT SI-PO 14SOIC
IC 8BIT SHIFT REGISTER 14-SSOP
IC SHIFT REG 8BIT SI-PO 14TSSOP
IC 8BIT SHIFT REGISTER 14-DHVQFN
IC 8BIT SHIFT REGISTER 14-SOIC
IC 8BIT SHIFT REGISTER 14-SSOP
IC 8BIT SHIFT REGISTER 14-DHVQFN
IC 8BIT SHIFT REGISTER 14SSOP
IC SHIFT REG 8BIT SI-PO 14SSOP
IC SHIFT REG 8BIT SI-PO 14SOIC
IC SHIFT REG 8BIT SI-PO 14TSSOP
IC SHIFT REG 8BIT SI-PO 14TSSOP
IC SHIFT REGST 8BIT SI-PO 14SOIC
IC 8BIT SHIFT REGISTER 14-DHVQFN
IC SHIFT REGISTER 8BIT DHVQFN14
IC SHIFT REGISTER 8BIT DHVQFN14
IC 8BIT SHIFT REGISTER 14TSSOP
IC SHIFT REG 8BIT SI-PO 14TSSOP
IC SHIFT REGISTER 8BIT 14-SOIC
IC SHIFT REG 8BIT SI-PO 14SOIC