74HC161 Datasheet by NXP USA Inc.

View All Related Products | Download PDF Datasheet
C161 is a 5 ans opera e of the 0 he para (D0 :0 rega MR resenab d by he ompu (PE f max: :Amaxfcpm'rcytsdcwwcp] oak-head ously on press: ses ihe e of 1h LOW FE Table 1. Ordering information nexpefla
74HC161
Presettable synchronous 4-bit binary counter; asynchronous
reset
Rev. 4 — 4 October 2018 Product data sheet
1. General description
The 74HC161 is a synchronous presettable binary counter with an internal look-head carry.
Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-
going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset HIGH or LOW.
A LOW at the parallel enable input (PE) disables the counting action and causes the data at the
data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock. Preset
takes place regardless of the levels at count enable inputs (CEP and CET). A LOW at the master
reset input (MR) sets Q0 to Q3 LOW regardless of the levels at input pins CP, PE, CET and CEP
(thus providing an asynchronous clear function). The look-ahead carry simplifies serial cascading
of the counters. Both CEP and CET must be HIGH to count. The CET input is fed forward to enable
the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a
duration approximately equal to a HIGH output of Q0. This pulse can be used to enable the next
cascaded stage. The maximum clock frequency for the cascaded counters is determined by the CP
to TC propagation delay and CEP to CP set-up time, according to the following formula:
Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to
voltages in excess of VCC.
2. Features and benefits
Complies with JEDEC standard no. 7A
CMOS input levels
Synchronous counting and loading
2 count enable inputs for n-bit cascading
Asynchronous reset
Positive-edge triggered clock
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from -40 °C to +85 °C and -40 °C to +125 °C
3. Ordering information
Table 1. Ordering information
PackageType number
Temperature range Name Description Version
74HC161D -40 °C to +125 °C SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1
74HC161DB -40 °C to +125 °C SSOP16 plastic shrink small outline package; 16 leads;
body width 5.3 mm
SOT338-1
74HC161PW -40 °C to +125 °C TSSOP16 plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
SOT403-1
74HC161 11 0)me mam 13 12 H
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
4. Functional diagram
mna905
Q0
Q1
CP
Q2
Q3
TC
3
4
2
5
6
9
14
13
15
12
11
MR
1
CEP
7
CET
10
D0
D1
D2
D3
PE
Fig. 1. Logic symbol
mna906
15
11
12
3
4
5
6
14
13
7
10
G3
1R
9M1
G4
2C2/1,3,4+
1,2D
4 CT = 15
CTR4
Fig. 2. IEC logic symbol
mna907
PARALLEL LOAD
CIRCUITRY
BINARY
COUNTER
CEP
TC 15
CET
PE
CP
MR
Q0 Q1 Q2 Q3
D0 D1 D2 D3
14 13 12 11
3 4 5 6
7
10
9
2
1
Fig. 3. Functional diagram
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 2 / 18
74HC161 ,L V; iv v wfiEw v: 1v ZWWULW v; :v LVOLULWQLF
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
mna910
Q3 TC
Q2
Q1
Q0
D
FF0
Q
CP
PE
CEP
CET
D0 D1 D2 D3
CP
MR
D
FF1
Q
CP
D
FF2
Q
CP
D
FF3
RDRDRDRD
Q
CP
Q Q Q Q
Fig. 4. Logic diagram
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 3 / 18
74HC161 74HC161 §\ HFWHFTH[TFTH 74HC161 O §\ flflflflflflflfl UUUUUUUU 1‘ m ULJLJULJULJU 1‘ m ass-024397 ass-024396 Table 2. Pin description MR
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
5. Pinning information
5.1. Pinning
74HC161
MR VCC
CP TC
D0 Q0
D1 Q1
D2 Q2
D3 Q3
CEP CET
GND PE
aaa-024396
1
2
3
4
5
6
7
8
10
9
12
11
14
13
16
15
Fig. 5. Pin configuration SOT109-1 (SO16)
74HC161
MR VCC
CP TC
D0 Q0
D1 Q1
D2 Q2
D3 Q3
CEP CET
GND PE
aaa-024397
1
2
3
4
5
6
7
8
10
9
12
11
14
13
16
15
Fig. 6. Pin configuration SOT338-1 (SSOP16) and
SOT403-1 (TSSOP16)
5.2. Pin description
Table 2. Pin description
Symbol Pin Description
MR 1 asynchronous master reset (active LOW)
CP 2 clock input (LOW-to-HIGH, edge-triggered)
D0, D1, D2, D3 3, 4, 5, 6 data input
CEP 7 count enable input
GND 8 ground (0 V)
PE 9 parallel enable input (active LOW)
CET 10 count enable carry input
Q0, Q1, Q2, Q3 14, 13, 12, 11 flip-flop output
TC 15 terminal count output
VCC 16 supply voltage
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 4 / 18
74HC161 Table 3. Function table[1] MR Ens-012157
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
6. Functional description
Table 3. Function table[1]
Input OutputOperating
modes MR CP CEP CET PE Dn Qn TC
Reset (clear) L X X X X X L L
H X X l l L LParallel load
H X X l h H [2]
Count H h h h X count [2]
H X l X h X qn[2]Hold
(do nothing) H X X l h X qnL
[1] H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition
L = LOW voltage level
l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition
qn = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition
X = don’t care
↑ = LOW-to-HIGH clock transition
[2] The TC output is HIGH when CET is HIGH and the counter is at terminal count (HHHH)
aaa-012187
0
15
14
13
5
6
7
12
1 2 3 4
11 10 9 8
Fig. 7. State diagram
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 5 / 18
74HC161 W Li E L! _l_—I _l_—I flW l— | |_ —I l—I l—I [—l I' __‘l——|— __l——|— mnsgfly
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
Typical timing sequence: reset outputs to zero; preset to binary twelve; count to thirteen, fourteen, fifteen, zero,
one and two; inhibit.
Fig. 8. Typical timing sequence
7. Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
VCC supply voltage -0.5 +7.0 V
IIK input clamping current VI < -0.5 V or VI > VCC + 0.5 V - ±20 mA
IOK output clamping current VO < -0.5 V or VO > VCC + 0.5 V - ±20 mA
IOoutput current VO = -0.5 V to VCC + 0.5 V - ±25 mA
ICC supply current - 50 mA
IGND ground current -50 - mA
Tstg storage temperature -65 +150 °C
Ptot total power dissipation [1] - 500 mW
[1] For SO16 packages: above 70 °C the value of Ptot derates linearly at 8 mW/K.
For (T)SSOP16 packages: above 60 °C the value of Ptot derates linearly at 5.5 mW/K.
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 6 / 18
74HC161
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
8. Recommended operating conditions
Table 5. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V)
Symbol Parameter Conditions Min Typ Max Unit
VCC supply voltage 2.0 5.0 6.0 V
VIinput voltage 0 - VCC V
VOoutput voltage 0 - VCC V
Tamb ambient temperature -40 +25 +125 °C
VCC = 2.0 V - - 625 ns/V
VCC = 4.5 V - 1.67 139 ns/V
Δt/ΔV input transition rise and fall rate
VCC = 6.0 V - - 83 ns/V
9. Static characteristics
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
25 °C -40 °C to +85 °C -40 °C to +125 °CSymbol Parameter Conditions
Min Typ Max Min Max Min Max
Unit
VCC = 2.0 V 1.5 1.2 - 1.5 - 1.5 - V
VCC = 4.5 V 3.15 2.4 - 3.15 - 3.15 - V
VIH HIGH-level
input voltage
VCC = 6.0 V 4.2 3.2 - 4.2 - 4.2 - V
VCC = 2.0 V - 0.8 0.5 - 0.5 - 0.5 V
VCC = 4.5 V - 2.1 1.35 - 1.35 - 1.35 V
VIL LOW-level
input voltage
VCC = 6.0 V - 2.8 1.8 - 1.8 - 1.8 V
VI = VIH or VIL
IO = -20 μA; VCC = 2.0 V 1.9 2.0 - 1.9 - 1.9 - V
IO = -20 μA; VCC = 4.5 V 4.4 4.5 - 4.4 - 4.4 - V
IO = -20 μA; VCC = 6.0 V 5.9 6.0 - 5.9 - 5.9 - V
IO = -4.0; VCC = 4.5 V 3.98 4.32 - 3.84 - 3.7 - V
VOH HIGH-level
output voltage
IO = -5.2; VCC = 6.0 V 5.48 5.81 - 5.34 - 5.2 - V
VI = VIH or VIL
IO = 20 μA; VCC = 2.0 V - 0 0.1 - 0.1 - 0.1 V
IO = 20 μA; VCC = 4.5 V - 0 0.1 - 0.1 - 0.1 V
IO = 20 μA; VCC = 6.0 V - 0 0.1 - 0.1 - 0.1 V
IO = 4.0 mA; VCC = 4.5 V - 0.15 0.26 - 0.33 - 0.4 V
VOL LOW-level
output voltage
IO = 5.2 mA; VCC = 6.0 V - 0.16 0.26 - 0.33 - 0.4 V
IIinput leakage
current
VI = VCC or GND; VCC = 6.0 V - - ±0.1 - ±1.0 - ±1.0 μA
ICC supply current VI = VCC or GND; IO = 0 A;
VCC = 6.0 V
- - 8.0 - 80.0 - 160.0 μA
CIinput
capacitance
- 3.5 - - - - - pF
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 7 / 18
74HC161 as Fig. 14
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
10. Dynamic characteristics
Table 7. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit see Fig. 14.
25 °C -40 °C to +85 °C -40 °C to +125 °CSymbol Parameter Conditions
Min Typ Max Min Max Min Max
Unit
CP to Qn; see Fig. 9 [1]
VCC = 2.0 V - 61 190 - 240 - 285 ns
VCC = 4.5 V - 22 38 - 48 - 57 ns
VCC = 5.0 V; CL = 15 pF - 19 - - - - - ns
VCC = 6.0 V - 18 32 - 41 - 48 ns
CP to TC; see Fig. 9
VCC = 2.0 V - 69 215 - 270 - 325 ns
VCC = 4.5 V - 25 43 - 54 - 65 ns
VCC = 5.0 V; CL = 15 pF - 21 - - - - - ns
VCC = 6.0 V - 20 37 - 46 - 55 ns
CET to TC; see Fig. 10
VCC = 2.0 V - 33 150 - 190 - 225 ns
VCC = 4.5 V - 12 30 - 38 - 45 ns
VCC = 5.0 V; CL = 15 pF - 10 - - - - - ns
tpd propagation
delay
VCC = 6.0 V - 10 26 - 38 - 31 ns
MR to Qn; see Fig. 11
VCC = 2.0 V - 63 210 - 265 - 315 ns
VCC = 4.5 V - 23 42 - 53 - 63 ns
VCC = 5.0 V; CL = 15 pF - 20 - - - - - ns
VCC = 6.0 V - 18 36 - 45 - 54 ns
MR to TC; see Fig. 11
VCC = 2.0 V - 63 220 - 275 - 330 ns
VCC = 4.5 V - 23 44 - 55 - 66 ns
VCC = 5.0 V; CL = 15 pF - 20 - - - - - ns
tPHL HIGH to LOW
propagation
delay
VCC = 6.0 V - 18 37 - 47 - 56 ns
see Fig. 9 and Fig. 10 [2]
VCC = 2.0 V - 19 75 - 95 - 110 ns
VCC = 4.5 V - 7 15 - 19 - 22 ns
tttransition
time
VCC = 6.0 V - 6 13 - 16 - 19 ns
CP; HIGH or LOW; see Fig. 9
VCC = 2.0 V 80 22 - 100 - 120 - ns
VCC = 4.5 V 16 8 - 20 - 24 - ns
VCC = 6.0 V 14 6 - 17 - 20 - ns
MR; LOW; see Fig. 11
VCC = 2.0 V 80 19 - 100 - 120 - ns
VCC = 4.5 V 16 7 - 20 - 24 - ns
tWpulse width
VCC = 6.0 V 14 6 - 17 - 20 - ns
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 8 / 18
74HC161 FE, CE GET ‘0 C Fig. 12 Fig. 13
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
25 °C -40 °C to +85 °C -40 °C to +125 °CSymbol Parameter Conditions
Min Typ Max Min Max Min Max
Unit
MR to CP; see Fig. 11
VCC = 2.0 V 100 19 - 125 - 150 - ns
VCC = 4.5 V 20 7 - 25 - 30 - ns
trec recovery
time
VCC = 6.0 V 17 6 - 21 - 26 - ns
Dn to CP; see Fig. 12
VCC = 2.0 V 80 25 - 100 - 120 - ns
VCC = 4.5 V 16 9 - 20 - 24 - ns
VCC = 6.0 V 14 7 - 17 - 20 - ns
PE to CP; see Fig. 12
VCC = 2.0 V 100 30 - 125 - 150 - ns
VCC = 4.5 V 20 11 - 25 - 30 - ns
VCC = 6.0 V 17 9 - 21 - 26 - ns
CEP, CET to CP; see Fig. 13
VCC = 2.0 V 170 47 - 215 - 255 - ns
VCC = 4.5 V 34 17 - 43 - 51 - ns
tsu set-up time
VCC = 6.0 V 29 14 - 37 - 43 - ns
Dn, PE, CEP, CET to CP;
see Fig. 12 and Fig. 13
VCC = 2.0 V 0 -14 - 0 - 0 - ns
VCC = 4.5 V 0 -5 - 0 - 0 - ns
thhold time
VCC = 6.0 V 0 -4 - 0 - 0 - ns
CP; see Fig. 9
VCC = 2.0 V 4.6 13 - 3.6 - 3.0 - MHz
VCC = 4.5 V 23 40 - 18 - 15 - MHz
VCC = 5.0 V; CL = 15 pF - 44 - - - - - MHz
fmax maximum
frequency
VCC = 6.0 V 27 48 - 21 - 18 - MHz
CPD power
dissipation
capacitance
VI = GND to VCC; VCC = 5 V;
fi = 1 MHz
[3] - 33 - - - - - pF
[1] tpd is the same as tPHL and tPLH.
[2] tt is the same as tTHL and tTLH.
[3] CPD is used to determine the dynamic power dissipation (PD in μW):
PD = CPD x VCC
2 x fi × N + ∑(CL x VCC
2 x fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
∑(CL x VCC
2 x fo) = sum of outputs.
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 9 / 18
74HC161 sag-012353
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
10.1. Waveforms and test circuit
aaa-012353
CP input
VI
GND
VOH
VOL
Qn, TC
output
tPHL tPLH
tW
VM
VM
1/fmax
tTHL tTLH
90 %90 %
10 %10 %
Measurement points are given in Table 8.
Logic levels VOL and VOH are typical output voltage levels that occur with the output load.
Fig. 9. The clock (CP) to outputs (Qn, TC) propagation delays, pulse width, output transition times and maximum
frequency
aaa-012354
CET input
TC output
tPLH tPHL
VM
VM
VOL
VOH
GND
VI
tTLH tTHL
10 %
90 % 90 %
10 %
Measurement points are given in Table 8.
Logic levels VOL and VOH are typical output voltage levels that occur with the output load.
Fig. 10. The count enable carry input (CET) to terminal count output (TC) propagation delays and output transition
times
mna913
MR input
CP input
Qn, TC output
tPHL
tW
trec
VM
VOH
VI
VI
GND
GND
VOL
VM
VM
Measurement points are given in Table 8.
Logic levels VOL and VOH are typical output voltage levels that occur with the output load.
Fig. 11. The master reset (MR) pulse width, master reset to output (Qn, TC) propagation delays, and the master
reset to clock (CP) recovery times
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 10 / 18
74HC161 “3.012355 Table 8 Baa-012359 Table 8 Table 8. Measurement points
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
aaa-012356
PE input
GND
VI
GND
VI
CP input VM
tsu
th
VM
Dn input
GND
VI
VM
tsu
th
tsu
th
tsu
th
Measurement points are given in Table 8.
The shaded areas indicate when the input is permitted to change for predictable output performance.
Fig. 12. The data input (Dn) and parallel enable input (PE) set-up and hold times
CP input
GND
VI
aaa-012358
CEP, CET
input
GND
VI
VM
VM
thth
tsu tsu
Measurement points are given in Table 8.
The shaded areas indicate when the input is permitted to change for predictable output performance.
Fig. 13. The count enable input (CEP) and count enable carry input (CET) set-up and hold times
Table 8. Measurement points
Input Output
VMVIVM
0.5 × VCC GND to VCC 0.5 × VCC
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 11 / 18
74HC161 Table 9 Table 9. Test data
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
VMVM
tW
tW
10 %
90 %
0 V
VI
VI
negative
pulse
positive
pulse
0 V
VMVM
90 %
10 %
tf
tr
tr
tf
001aad983
DUT
VCC VCC
VIVO
RT
RLS1
CL
open
G
Test data is given in Table 9.
Test circuit definitions:
RT = Termination resistance should be equal to output impedance Zo of the pulse generator
CL = Load capacitance including jig and probe capacitance
RL = Load resistance.
S1 = Test selection switch
Fig. 14. Test circuit for measuring switching times
Table 9. Test data
Input Load S1 position
VItr, tfCLRLtPHL, tPLH
VCC 6 ns 15 pF, 50 pF 1 kΩ open
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 12 / 18
74HC161 SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 % $2?” ll ‘L7 4i 5-- ’l ‘SMHHHHHH ’l’ , , LL in; FEW ,l A
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
11. Package outline
X
w M
θ
A
A
1
A
2
b
p
D
H
E
L
p
Q
detail X
E
Z
e
c
L
v M A
(A )
3
A
8
9
1
16
y
pin 1 index
UNIT A
max. A
1 A
2 A
3 b
p c D
(1) E
(1) (1)
e H
E L L
p Q Z y w v θ
REFERENCES
OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
IEC JEDEC JEITA
mm
inches
1.75 0.25
0.10
1.45
1.25 0.25 0.49
0.36
0.25
0.19
10.0
9.8
4.0
3.8 1.27 6.2
5.8
0.7
0.6
0.7
0.3 8
0
o
o
0.25 0.1
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
1.0
0.4
SOT109-1 99-12-27
03-02-19
076E07 MS-012
0.069 0.010
0.004
0.057
0.049 0.01 0.019
0.014
0.0100
0.0075
0.39
0.38
0.16
0.15 0.05
1.05
0.041
0.244
0.228
0.028
0.020
0.028
0.012
0.01
0.25
0.01 0.004
0.039
0.016
0 2.5 5 mm
scale
SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1
Fig. 15. Package outline SOT109-1 (SO16)
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 13 / 18
74HC161 SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm SOT338-1 l 7 l i T i A i E + :l U i ’ L’J’ “' SQ 99—12—27»
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
UNIT A
1 A
2 A
3 b
p c D
(1) E
(1) e H
E L L
p Q Z y w v θ
REFERENCES
OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
IEC JEDEC JEITA
mm 0.21
0.05
1.80
1.65 0.25 0.38
0.25
0.20
0.09
6.4
6.0
5.4
5.2 0.65 1.25
7.9
7.6
1.03
0.63
0.9
0.7
1.00
0.55
8
0
o
o
0.13 0.2 0.1
DIMENSIONS (mm are the original dimensions)
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
SOT338-1 99-12-27
03-02-19
(1)
w M
b
p
D
H
E
E
Z
e
c
v M A
X
A
y
1 8
16 9
θ
A
A
1
A
2
L
p
Q
detail X
L
(A )
3
MO-150
pin 1 index
0 2.5 5 mm
scale
SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm SOT338-1
A
max.
2
Fig. 16. Package outline SOT338-1 (SSOP16)
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 14 / 18
TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm 74HC161 SOT403-1 1m- ”iHHflHHHF WWLv, O‘ 3 JH HHHE imi JL— Ci ir~ ”\«D min/,1 L7 \ ‘ 4 5-- SQW
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
UNIT A
1 A
2 A
3 b
p c D
(1) E (2) (1)
e H
E L L
p Q Z y w v θ
REFERENCES
OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
IEC JEDEC JEITA
mm 0.15
0.05
0.95
0.80
0.30
0.19
0.2
0.1
5.1
4.9
4.5
4.3 0.65 6.6
6.2
0.4
0.3
0.40
0.06
8
0
o
o
0.13 0.1 0.2 1
DIMENSIONS (mm are the original dimensions)
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
0.75
0.50
SOT403-1 MO-153 99-12-27
03-02-18
w M
b
p
D
Z
e
0.25
1 8
16 9
θ
A
A
1
A
2
L
p
Q
detail X
L
(A )
3
H
E
E
c
v M A
X
A
y
0 2.5 5 mm
scale
TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT403-1
A
max.
1.1
pin 1 index
Fig. 17. Package outline SOT403-1 (TSSOP16)
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 15 / 18
74HC161 Table 10. Abbreviations Table 11. Revision history
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
12. Abbreviations
Table 10. Abbreviations
Acronym Description
CMOS Complementary Metal-Oxide Semiconductor
DUT Device Under Test
ESD ElectroStatic Discharge
HBM Human Body Model
MM Machine Model
13. Revision history
Table 11. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74HC161 v.4 20181004 Product data sheet - 74HC161 v.3
Modifications: The format of this data sheet has been redesigned to comply with the identity guidelines of
Nexperia.
Legal texts have been adapted to the new company name where appropriate.
74HC161 v.3 20170104 Product data sheet - 74HC_HCT161 v.2
Modifications: The format of this data sheet has been redesigned to comply with the new identity
guidelines of NXP Semiconductors.
Legal texts have been adapted to the new company name where appropriate.
Type numbers 74HCT161D, 74HCT161DB, 74HCT161PW removed.
74HC_HCT161 v.2 19901201 Product specification - -
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 16 / 18
same In a deswgn on dam sheet’ .5 exp‘amed in status er den/ms) described 2 «ms documenl was publish es. The latest produd slam hugs waw nexgena om 74HC161 eon ns «commercial sale 7 Max m me genera‘ ierms and commons or m llwww max 2 mm m ellerms
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
14. Legal information
Data sheet status
Document status
[1][2]
Product
status [3]
Definition
Objective [short]
data sheet
Development This document contains data from
the objective specification for
product development.
Preliminary [short]
data sheet
Qualification This document contains data from
the preliminary specification.
Product [short]
data sheet
Production This document contains the product
specification.
[1] Please consult the most recently issued document before initiating or
completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have
changed since this document was published and may differ in case of
multiple devices. The latest product status information is available on
the internet at https://www.nexperia.com.
Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any representations or
warranties as to the accuracy or completeness of information included herein
and shall have no liability for the consequences of use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is
intended for quick reference only and should not be relied upon to contain
detailed and full information. For detailed and full information see the relevant
full data sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and customer have explicitly
agreed otherwise in writing. In no event however, shall an agreement be
valid in which the Nexperia product is deemed to offer functions and qualities
beyond those described in the Product data sheet.
Disclaimers
Limited warranty and liability — Information in this document is believed
to be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy
or completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no responsibility
for the content in this document if provided by an information source outside
of Nexperia.
In no event shall Nexperia be liable for any indirect, incidental, punitive,
special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal
or replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards customer
for the products described herein shall be limited in accordance with the
Terms and conditions of commercial sale of Nexperia.
Right to make changes — Nexperia reserves the right to make changes
to information published in this document, including without limitation
specifications and product descriptions, at any time and without notice. This
document supersedes and replaces all information supplied prior to the
publication hereof.
Suitability for use — Nexperia products are not designed, authorized or
warranted to be suitable for use in life support, life-critical or safety-critical
systems or equipment, nor in applications where failure or malfunction
of an Nexperia product can reasonably be expected to result in personal
injury, death or severe property or environmental damage. Nexperia and its
suppliers accept no liability for inclusion and/or use of Nexperia products in
such equipment or applications and therefore such inclusion and/or use is at
the customers own risk.
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no representation
or warranty that such applications will be suitable for the specified use
without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia accepts no liability for
any assistance with applications or customer product design. It is customers
sole responsibility to determine whether the Nexperia product is suitable
and fit for the customers applications and products planned, as well as
for the planned application and use of customers third party customer(s).
Customers should provide appropriate design and operating safeguards to
minimize the risks associated with their applications and products.
Nexperia does not accept any liability related to any default, damage, costs
or problem which is based on any weakness or default in the customers
applications or products, or the application or use by customers third party
customer(s). Customer is responsible for doing all necessary testing for the
customers applications and products using Nexperia products in order to
avoid a default of the applications and the products or of the application or
use by customers third party customer(s). Nexperia does not accept any
liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those
given in the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale Nexperia products are
sold subject to the general terms and conditions of commercial sale, as
published at http://www.nexperia.com/profile/terms, unless otherwise agreed
in a valid written individual agreement. In case an individual agreement is
concluded only the terms and conditions of the respective agreement shall
apply. Nexperia hereby expressly objects to applying the customer’s general
terms and conditions with regard to the purchase of Nexperia products by
customer.
No offer to sell or license — Nothing in this document may be interpreted
or construed as an offer to sell products that is open for acceptance or the
grant, conveyance or implication of any license under any copyrights, patents
or other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific Nexperia product is automotive qualified, the
product is not suitable for automotive use. It is neither qualified nor tested in
accordance with automotive testing or application requirements. Nexperia
accepts no liability for inclusion and/or use of non-automotive qualified
products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards,
customer (a) shall use the product without Nexperia’s warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
Nexperia’s specifications such use shall be solely at customer’s own risk,
and (c) customer fully indemnifies Nexperia for any liability, damages or failed
product claims resulting from customer design and use of the product for
automotive applications beyond Nexperia’s standard warranty and Nexperia’s
product specifications.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Trademarks
Notice: All referenced brands, product names, service names and
trademarks are the property of their respective owners.
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 17 / 18
74HC161
Nexperia 74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
Contents
1. General description......................................................1
2. Features and benefits.................................................. 1
3. Ordering information....................................................1
4. Functional diagram.......................................................2
5. Pinning information......................................................4
5.1. Pinning.........................................................................4
5.2. Pin description............................................................. 4
6. Functional description................................................. 5
7. Limiting values............................................................. 6
8. Recommended operating conditions..........................7
9. Static characteristics....................................................7
10. Dynamic characteristics............................................ 8
10.1. Waveforms and test circuit...................................... 10
11. Package outline........................................................ 13
12. Abbreviations............................................................ 16
13. Revision history........................................................16
14. Legal information......................................................17
© Nexperia B.V. 2018. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 4 October 2018
74HC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2018. All rights reserved
Product data sheet Rev. 4 — 4 October 2018 18 / 18

Products related to this Datasheet

IC SYNC 4BIT BINARY COUNT 16SOIC
IC COUNTER BIN 4BIT SYNC 16-SOIC
IC COUNTER SYNC 4BIT BIN 16TSSOP
IC SYNC 4BIT BINAR COUNTR 16SSOP
IC SYNC 4BIT BINARY COUNT 16SSOP
IC SYNC 4BIT BINARY COUNT 16SOIC
IC SYNC 4BIT BINAR COUNT 16TSSOP
IC SYNC 4BIT BINAR COUNT 16TSSOP
IC SYNC 4BIT BINARY COUNT 16SOIC
IC COUNTER SYNC 4BIT BIN 16TSSOP
IC BINARY COUNTER SYNC 16SOIC