ARTIK™ 1020 Datasheet by Samsung Semiconductor, Inc.

View All Related Products | Download PDF Datasheet
1020 Data Sheet
SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.
Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without
warranties of any kind. This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any
patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication,
estoppel or other-wise. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where
product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which
special terms or provisions may apply. For updates or additional information about Samsung products, contact your nearest Samsung office. All brand names,
trademarks and registered trademarks belong to their respective owners.
MAY 2016
DATASHEET
ARTIK 1020
Samsung Semiconductor, Inc. —‘-—« Nmn)>—¥UVandMJDEfiA Medla Display Nam mwkuupmmn mmmmmw mum“, HDM‘ "momma; mm Mama mam 1 :mmzsmfimm‘ 5.4mm s I mmuaa S M Emory name now 26mm“; 0 nm 1553mm Vrmessar mum“; Secu my 5-: . EYIm-m Semvepmnlm paw“ “WWW.” muwanfler Smmry "um-i mam-a- YmsmchEE wnmwmx zmnrnnmenk Radio wun mm Ha/blyn/ac "me ‘ ‘ , LE Powev Mgml Memory mist-u ISA ngBee Power Management pmmmu awevmmeARthmmoamemm an 'M" mm butkspand mos ’3 Interfaces Anihl mm mm m.) cmam‘ogwnwn‘um mw. us; 10, use”, 5mm unsun- ARTIK"
ARTIK 1020 Module Front View
Samsung’s ARTIK™ 1020 Module is the world’s highest performance Internet-of-
Things (IoT) module. It is based on an octa-core architecture, containing quad
ARM® Cortex®-A15 and ARM® quad Cortex®-A7 cores, DRAM and flash memory,
camera and display interfaces, a full complement of digital I/O and analog inputs,
and world class connectivity with IEEE802.11a/b/g/n/ac, Bluetooth® 4.1 + LE and a
ZigBee® radio inside a package that is just 29x39x1.3mm.
The scalable processing power of the ARTIK 1020 Module makes it ideally suited
for video and image processing tasks like autonomous vehicle navigation,
intensive 3D graphics or large immersive displays.
Alternatively, the small size of the ARTIK 1020 Module enables servicing
application domains with a high local computation requirement, like model-based
robotic control, virtual reality or image processing. The hardware based Secure
Element works with the ARM® TrustZone® and Trustonic’s Trusted Execution
Environment (TEE) to provide “bank level” security end-to-end.
ARTIK 1020 Module Block Diagram
SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.
Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.
This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work,
trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or other-wise. Samsung products
are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical
harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply. For updates or additional information about
Samsung products, contact your nearest Samsung office. All brand names, trademarks and registered trademarks belong to their respective owners.
Samsung Semiconductor, Inc. ART|K1020 Module Data Sheet TABLE OF CONTENTS Table of Contents. ART|K102O Module Block Diagram.... ART|K102O Module Connectors... ART|K1020 GPIO Alternate Functions ARTIK 1020 Module Booting Sequence. ART|K1020 Module Reset Scenarios ARTIK 1020 Module Antenna Connections... ART|K1020 Module Electrical Specifications" ART|K1020 Module Mechanical Specifications ........................................................................ 66 Ordering Information .................................................................................................................. 69 ARTIKw 3
List of Figures .................................................................................................................................................................... 4
List of Tables ..................................................................................................................................................................... 4
Version History.................................................................................................................................................................. 6
ARTIK 1020 Module Flash ................................................................................................................................................ 9
ARTIK 1020 Module ZigBee .............................................................................................................................................. 9
ARTIK 1020 Module ZigBee Front End ............................................................................................................................ 9
ARTIK 1020 Module PMIC .............................................................................................................................................. 10
ARTIK 1020 Module Wi-Fi/Bluetooth ............................................................................................................................ 10
ARTIK 1020 Module Secure Element ............................................................................................................................. 10
ARTIK 1020 Module Secure JTAG ................................................................................................................................... 11
ARTIK 1020 Module Processor System ......................................................................................................................... 11
HDMI v1.4 ........................................................................................................................................................................ 13
USB3.0 Functional Interface .......................................................................................................................................... 27
Audio Functional Interface ............................................................................................................................................ 27
UARTS Functional Interface ........................................................................................................................................... 27
Camera Functional Interface ........................................................................................................................................ 28
SD Card Functional Interface ........................................................................................................................................ 28
Power/Reset Functional Interface ................................................................................................................................. 29
LCD Functional Interface ............................................................................................................................................... 29
USB/Ethernet Functional Interface ............................................................................................................................... 30
Arduino Functional Interface ........................................................................................................................................ 30
HDMI Functional Interface ............................................................................................................................................ 30
SigFox Functional Interface ........................................................................................................................................... 31
Debug Functional Interface ........................................................................................................................................... 31
Absolute Maximum Ratings .......................................................................................................................................... 40
Power Supply Requirements ......................................................................................................................................... 41
DC Electrical Characteristics ......................................................................................................................................... 47
DC Use Case Characteristics ......................................................................................................................................... 53
AC Electrical Characteristics .......................................................................................................................................... 54
RF Electrical Characteristics .......................................................................................................................................... 59
ARTIK 1020 Module Top View ........................................................................................................................................ 66
ARTIK 1020 Module Bottom View ................................................................................................................................. 67
ARTIK 1020 Module Side View ....................................................................................................................................... 67
ARTIK 1020 Module 3D View ......................................................................................................................................... 68
Samsung Semiconductor, Inc‘ ARTIK 1020 Module Data Sheet Legal Information ...................................................................................................................... 70 LIST or FIGURES LIST OF TABLES ARTIKw 4
Figure 1. ARTIK 1020 Module Functional Block Diagram .............................................................................................................. 7
Figure 2. ARTIK 1020 Module Top View / Bottom View ............................................................................................................... 8
Figure 3. Processor System Block Schematic ................................................................................................................................ 12
Figure 4. Connector J3, J4 Pin Layout ............................................................................................................................................. 19
Figure 5. Connector J1, J9 Pin Layout ............................................................................................................................................. 24
Figure 6. ARTIK 1020 Module Booting Sequence .......................................................................................................................... 37
Figure 7. Hirose RF Connector for BT/Wi-Fi and ZigBee............................................................................................................... 39
Figure 8. ARTIK 1020 Module Power Distribution ........................................................................................................................ 41
Figure 9. SPI Slave Mode Data Transfer Timing Diagram ........................................................................................................... 55
Figure 10. I2C Timing Diagram ....................................................................................................................................................... 57
Figure 11. eMMC Timing Diagram ................................................................................................................................................. 58
Figure 12. Top View ARTIK 1020 Module ....................................................................................................................................... 66
Figure 13. Bottom View ARTIK 1020 Module ................................................................................................................................. 67
Figure 14. Side View ARTIK 1020 Module ...................................................................................................................................... 67
Figure 15. 3D View ARTIK 1020 Module ......................................................................................................................................... 68
Table 1. Connector J3 Pin Description ........................................................................................................................................... 20
Table 2. Connector J4 Pin Description ........................................................................................................................................... 22
Table 3. Connector J1 Pin Description ........................................................................................................................................... 25
Table 4. Connector J9 (Debug) Pin Description ............................................................................................................................. 26
Table 5. USB3.0 Functional Interface ............................................................................................................................................ 27
Table 6. Audio Functional Interface ............................................................................................................................................... 27
Table 7. UARTS Functional Interface .............................................................................................................................................. 27
Table 8. CAMERA Functional Interface ........................................................................................................................................... 28
Table 9. SD Card Functional Interface ........................................................................................................................................... 28
Table 10. Power/Reset Functional Interface ................................................................................................................................. 29
Table 11. LCD Functional Interface ................................................................................................................................................ 29
Table 12. USB/Ethernet Functional Interface ................................................................................................................................ 30
Table 13. Arduino Functional Interface ......................................................................................................................................... 30
Table 14. HDMI Functional Interface ............................................................................................................................................. 30
Table 15. SigFox Functional Interface ............................................................................................................................................ 31
Table 16. Debug Functional Interface............................................................................................................................................ 31
Table 17. Type A GPIO Alternate Functions Connector J3 ........................................................................................................... 32
Table 18. Type A GPIO Alternate Functions Connector J4 ........................................................................................................... 33
Table 19. Type A GPIO Alternate Functions Connector J1 ........................................................................................................... 34
Table 20. Type A GPIO Alternate Functions Connector J9 ........................................................................................................... 34
Table 21. Type B GPIO Alternate Functions Connector J4 ........................................................................................................... 34
Table 22. Booting Options .............................................................................................................................................................. 36
Table 23. Required Functions per Reset Type ............................................................................................................................... 38
Table 24. Absolute Maximum Ratings ........................................................................................................................................... 40
Table 25. Recommended Operating Conditions .......................................................................................................................... 40
Table 26. Buck Description and Default Setting ........................................................................................................................... 41
Table 27. LDO Settings with Default Values .................................................................................................................................. 42
Table 28. AC/DC Characteristics of LDO28.................................................................................................................................... 44
Table 29. ESD Ratings ...................................................................................................................................................................... 46
Samsung Semiconductor, Inc‘ ARTIK 1020 Module Data Sheet ARTIKw 5
Table 30. Shock and Vibration Ratings ......................................................................................................................................... 46
Table 31. I/O DC Electrical Characteristics Type A, B GPIO ......................................................................................................... 47
Table 32. I/O DC Electrical Characteristics ZIGBEE ...................................................................................................................... 48
Table 33. I/O DC Electrical Characteristics ZIGBEE RESET ........................................................................................................... 48
Table 34. DC Electrical Characteristics PMIC ................................................................................................................................ 49
Table 35. I/O DC Electrical Characteristics USB ............................................................................................................................ 49
Table 36. I/O DC Electrical Characteristics ADC ........................................................................................................................... 49
Table 37. I/O DC Electrical Characteristics ADC (Continued) ...................................................................................................... 49
Table 38. I/O Driver Strength/Cell Delay Time .............................................................................................................................. 51
Table 39. Pull-up/down Resistor .................................................................................................................................................... 51
Table 40. Type B I/O Driver Strength/Output Cell Delay Time .................................................................................................... 52
Table 41. Type B I/O Pull Up/Down Resistor ................................................................................................................................. 52
Table 42. Use Case Characteristics ................................................................................................................................................ 53
Table 43. ADC AC Electrical Characteristics .................................................................................................................................. 54
Table 44. SPI Timing Parameters ................................................................................................................................................... 56
Table 45. I2C Timing Parameters .................................................................................................................................................... 57
Table 46. eMMC Timing Parameters.............................................................................................................................................. 58
Table 47. Wi-Fi WLAN 2.4GHz Receiver RF Specifications ............................................................................................................ 59
Table 48. Wi-Fi WLAN 2.4GHz Transmitter RF Specifications ...................................................................................................... 61
Table 49. Bluetooth RF Specifications ........................................................................................................................................... 62
Table 50. ZigBee RF Receive Specifications ................................................................................................................................... 63
Table 51. ZigBee RF Transmit Specifications................................................................................................................................. 65
Table 52. Connectors J3, J4 ............................................................................................................................................................. 66
Table 53. Connectors J1, J9 ............................................................................................................................................................. 66
Samsung Semiconduclm, lncv ARIIK 1020 Module Data Shch VERSION HISTORY Revision Date Description Maturity snusunu ARTIK” 6
Date
Description
Maturity
October 19, 2016
ARTIK 1020 Module Data Sheet
Release
Samsung Selmconduclov, Incv ARIIK 1020 Module Data Shch ART|K102O MODULE BLOCK DIAGRAM Figure 7 Figure1. ARTIK 1020 Module Functiona‘ B‘ock Diagram snusunu ARTIK" 7
shows the functional block diagram of the ARTIK 1020 Module. It consists of a quad-core ARM® Cortex®-
A15 with a quad-core A7 application processor with 2GB SDRAM and 16GB eMMC Flash, PMIC, Secure Element,
Wi-Fi/BT chipset, ZigBee chipset, RF connectors and socket-type connectors.
802.15.4
ZIGBEE
SYSTEM PROCESSORS
4x CORTEX A15 @ 1.5GHz
32kB/32kB per Core
2MB L2 Cache
SECURE
ELEMENT
POWER
MANAGEMENT
BLUETOOTH
4.1+LE
LPDDR3
2GB ePOP
ARTIK 1020 MODULE
FLASH
16GB eMMC
Wi-Fi
802.11a/b/g/n/ac
1x SD CARD1.5x UART
AUDIO
1x PCM, 2x I2S
95x GPIO
1x USB2.0
1x USB3.0
4x I2C
4x HS I2C
1x SPI 1x DISPLAY
1x HDMI 1.4a 2x CAMERA
JTAG
6x ANALOG
SYSTEM PROCESSORS
4x CORTEX A7 @ 1.3GHz
32kB/32kB per Core
512KB L2 Cache
Samsung Semiconductor, Inc. ARTIK 1020 Module Data Sheet Wi-I J4 . . ‘ ‘ 1663 . BT + W"F' 6i FLASH ARTIK J1 LS ZIGBEE SE PMIC ZIGBEE 13 linuwi-nl FigureZ, ARTIK 1020 Module — Top View / Bottom View unsun- ARTIK”
The top side is populated with the ARM® application processor, SE, ZigBee, Wi-Fi/BT combo chipset and RF
connectors for Wi-Fi/BT and ZigBee antennas. The bottom side is populated with the PMIC, Memory chipset and
Secure Element, two main connectors for function connection to main set and one debug connector for debug
interface connection.
Samsung Semiconductor, Inc. ARTIK 1020 Module Data Sheet ARTIK1020 MODULE FLASH ARTIK1020 MODULE ZIGBEE ARTIK 1020 MODULE ZIGBEE FRONT END ARTIK"
The ARTIK 1020 Module carries an embedded 16GB Multi Media Card system that is version 5.0 compatible. The
most important hardware features of the flash system are:
Support for eMMC 5.0.
Backward compatible with older eMMC specifications
Support for variable databus width 1, 4 and 8 bits
MMC I/F clock frequency 0-200MHz
MMC I/F boot frequency 0-52MHz
For more information on KLMAG2GEAC-B002 contact a sales representative from Samsung Semiconductor, Inc.
The ARTIK 1020 Module carries a fully integrated ZigBee unit called the Ember® EM3587. It integrates a 2.4 GHz,
IEEE 802.15.4-2003-compliant transceiver, 32-bit ARM Cortex-M3 microprocessor, flash and RAM memory,
and peripherals. The most important hardware features of the ZigBee module are:
Complete system on chip using 32-bit ARM Cortex-M3 processor
Low power consumption:
RX current typical 27mA
TX current typical 31mA
Deep sleep current ≤ 1.25µA
RF performance:
Normal mode link budget up to 110dB
RX sensitivity up to 102dBm
Robust Wi-Fi and Bluetooth coexistence
Single voltage operation
For more information on EM3587 contact a sales representative from Silicon Laboratories, Inc.
The ARTIK 1020 Module carries a fully integrated RF Front-End Module (FEM) designed specifically for ZigBee
Smart Energy IoT environments. The device provides integrated and fully matched input baluns, an integrated
inter-stage matching and harmonic filter, and digital controls compatible with 1.6 to 3.6V CMOS levels. The RF
blocks of the SE2432L support a wide range supply voltage tailored toward battery operated environments. The
most important hardware features of the ZigBee front-end are:
Integrated Power Amplifier up to 24dBm
Integrated Low Noise Amplifier with programmable bypass
Integrated antenna switching, with transmit and receive diversity function
Low NF 2dB typical
Differential transmit/receive interface with integrated baluns
Fast switch on/off time ≤ 800ns
Sleep mode current ≤ 0.05µA
For more information on SE2432L contact a sales representative from Skyworks Solutions, Inc.
Samsung Semiconductor, Inc. ART|K1020 Module Data Sheet ART|K1020 MODULE PMIC ARTIK 1020 MODULE WI-FI/BLUETOOTH ART|K1020 MODULE SECURE ELEMENT ARTIK" 1O
The ARTIK 1020 Module has a fully integrated PMIC containing 10 bucks and 38 LDO’s. This unit provides all
power requirements for the ARTIK 1020 Module in one compact form factor. The 38 LDO regulators do have 31
PMOS LDOs
and 7NMOS LDOs. LDO28 is available on the debug connector.
For more information on S2MPS11B02 contact a sales representative from Samsung Semiconductor, Inc.
The ARTIK 1020 Module has a fully integrated MIMO combo BCM4354 for IEEE 802.11 a/b/g/n/ac wireless LAN
with Bluetooth 4.0+LE and FM. The most important hardware features of the Wireless LAN Bluetooth combo
module are:
WLAN 802.11ac compliant:
Single stream spatial multiplexing up to 433Mbps
Support for 20, 40 and 80 MHz channels with optional SGI (256 QAM modulation)
WLAN 802.11 a/b/g/n/ac compliant
Bluetooth 4.0+LE
2G and 5G MIMO support
FM Receiver 65MHz-108MHz bands
For more information on BCM4354 contact a sales representative from Broadcom Ltd.
The ARTIK 1020 Module has a dedicated secure element to assure end to end authentication and
communication between nodes in an IoT setting. The most important hardware features of the secure element
are:
Dedicated secure CPU SC300
Crypto Accelerator
Hardware based AES/DES/3DES
TORNADO-E
5KB crypto RAM
Crypto co-processor
Modular exponential accelerator
RSA 4128bits/ECC 544 bits
Data security
Abnormal condition detectors for: reset, interrupt, voltage, temperature, laser exposure, shield removal
Random Wait Generator, Random Current Generator
Secure optimized layout
Dynamic bus encryption
Embedded tamper free memory
1.5MB flash (program and data)
32KB MASK ROM
48KB Static RAM
5KB Crypto RAM
Memory Protection Unit with 4GB addressable space
Secure flash write operation with fast page (0.5ms) and sector erase (4ms)
500K erase/write cycles/s
Serial interfaces:
I2C/SPI/UART (ISO 7816)
Samsung Semiconductor, Inc. ART|K1020 Module Data Sheet ARTIK 1020 MODULE SECURE JTAG ARTIK1020 MODULE PROCESSOR SYSTEM ARTIK" 11
A guaranteed 25 years data retention at room temperature
For more information on S3FV5RP contact a sales representative from Samsung Semiconductor, Inc.
Our secure JTAG core that is part of the ARTIK 1020 Module provides debug capabilities for the developer. The
secure JTAG core authenticates the legal user and in addition it provides an access level that the legal user can
operate under. The main features of the secure JTAG core are:
Dedicated authentication process through password
Dedicated Hash engine (SHA-1) with hash sequencer
Two access levels “access-on” and “access-off”
Industry standard JTAG capabilities
The processor system that resides on the ARTIK 1020 Module is a system-on-a-chip (SoC) based on a 32-bit RISC
processor. Designed using the 28nm low power process the processor system provides superior performance
using a quad core Cortex®-A15 and a quad core Cortex®-A7 CPU. The processor system contains WQXGA display
capability, 3D graphics hardware, image signal processor hardware and a variety of high-speed interfaces such
as eMMC5.0, and USB 3.0.
The ARTIK 1020 Module contains the quad core Cortex®-A15, which has a 40% increase in performance over the
Cortex®-A9. It also incorporates a quad core Cortex®-A7 which enables energy efficient computing for less
intensive tasks. The ARTIK 1020 Module allows for 14.9GB/s memory bandwidth for heavy traffic operations such
as 1080p video en/decoding, 3D graphics display and high resolution image signal processing up to WQXGA
resolutions.
The application processor supports dynamic virtual address mapping aiding software engineers to fully utilize
the memory resources. The ARTIK 1020 Module 3D core's universal scalable shader engine supports the feature
sets in Microsoft VS5.0 and PS5.0. The ARTIK 1020 Module supports Panel-Self-Refresh (PSR) to make a low
power system which is important in an IoT environment. The native dual display, in particular, supports WQXGA
resolution for the main LCD display and 1080p@60fps HDTV display through HDMI. The key features of the
ARTIK 1020 Module are:
Quad core ARM® Cortex®-A15 with NEON, 32 KB I$/32 KB D$ and 2MB L2 Cache
Quad core ARM® Cortex®-A7, 32KB I$/32KB D$ and 512KB L2 Cache
128-bit Multi-layer Network-on-Chip (NoC) architecture
Cache Coherent Interface (CCI) among Cortex®-A15 and Cortex®-A7, G2D, G3D and SSS
Memory Subsystem:
2-ports 32-bit up to 933 MHz LPDDR3/DDR3 Interfaces
2-ports 32-bit up to 533 MHz LPDDR2 Interfaces
3D and 2D graphics hardware
1x port with 4-lanes MIPI DSI display interface for LCD, supporting up to FHD 1920x1200@24bpp RGB
1x HDMI 1.4a interface with on-chip PHY
1x port with 4-lanes MIPI CSI2 camera interface
1x port with 2-lanes MIPI CSI2 camera interface
1x channel USB 3.0 Host or Device (with USB2.0 backward compatibility), supporting SS (5 Gbps) with on-chip
PHY
1x channel USB 2.0 Host, supporting LS/FS/HS (1.5 Mbps/12 Mbps/480 Mbps) with on-chip PHY
1x channel USB2.0 Device
1x channel 4-bit SD 3.0
1.5x channel high-speed UART (up to 3 Mbps data rate for Bluetooth 2.1 EDR and IrDA 1.0 SIR)
Smnmmg Senncunducmv, Inc, ARIIK 1020 Module DilLLI Shem snusunu ARTIK" Figure 3. Processor System Block Schematic
1x channel SPI
1x channel PCM and 2-channel I2S audio interface, supporting 5.1 channel audio
4x channel HS-I2C (up to 3.4 Mbps) for a variety of sensors (such as ambient light sensor, proximity sensor) and
PMIC
4x channel I2C interface supporting (up to 400 kbps) for HDMI, general-purpose multi-master and ISP
Security subsystem supporting hardware crypto accelerators, ARM® TrustZone® and TZASC
24x channel DMA Controller (8-channel MDMA, 8x2 channel PDMA)
87x Configurable Type A GPIOs and 8x Type B GPIOs
Real time clock, PLLs, timer with PWM, MCT (Multi-Core Timer), and Watchdog timer
PROCESSOR SYSTEM
Cortex-A15 Quad Cortex-A7 Quad DMC
CPU 0
1.5 GHz
32kB/32kB
CPU 1
1.5 GHz
32kB/32kB
CPU 2
1.5 GHz
32kB/32kB
CPU 3
1.5 GHz
32kB/32kB
SCU
2MB L2 Cache
CPU 0
1.3 GHz
32kB/32kB
CPU 1
1.3 GHz
32kB/32kB
CPU 2
1.3 GHz
32kB/32kB
CPU 3
1.3 GHz
32kB/32kB
SCU
512KB L2 Cache
Multi Media
High Speed I/F
Mali-T628MP6
JPEG Codec
USB 3.0
USB 2.0
SRAM/NOR/ROM
LPDDR3 933MHz DDR
32 bit 2-ch, 14.9GB/s
2-ch eMMC5.0DDR
400MB/s 200MHz
1-ch eMMC4.5SDR
200MB/s
Systems
CPU Cache Coherence
Dynamic Addressing PLLs
24-ch DMA
Memory Interleaving PWM/MCT/Timers
DVFS Control Flow for Low Power
Display/Camera
Crypto
Engine
Low Power Multi-Layer AXI/AHB Bus
2-lane CSI up to
3MP@30fps
4-lane CSI up to
16MP@30fps
HDMI v1.4
4-lane DSI up to
1920x1200@24bpp
Secure
SRAM/ROM CCI
External Peripherals
UART
I2S/PCM
S/PDIF
SPI
I2C HS
I2C
TSI
ADC
Samsung Semiconductor, Inc‘ ARTIK 1020 Module Data Sheet CAMERA ISP HDM|V1.4 ARTIK" 13
The processor system provides two main camera input channels (1x 4-channels, 1x 2-channels) that can process
data up to 1.5 Gbps per channel using a MIPI CSI interface. The key features of the camera sub-system are:
CAMIF (FIMC-LITE)
Fully interactive mobile camera interface
Input data through parallel I/F like ITU R BT-601 standard and MIPI (CSI) Slave I/F
Consists of one input local path, output local port and output DMA port
Supports input format of RAW8/10/12/14-bit+YUV422 8bit, MJPEG
Supports MIPI VCI (virtual channel interleaving) up to 3 channels (single sensor). In dual sensor mode,
2-channel VCI + 1-channel
3 CAMIFs for dual sensor operation
The ARTIK 1020 Module provides one HDMIv1.4 (High Definition Multimedia Interface) compliant interface.
The key features of the HDMIv1.4 sub-system are:
HDMI 1.4 with HDCP 1.4
Support for video formats:
480p@59.94Hz/60Hz, 576p@50Hz
800x600@50Hz/60Hz
720p@50Hz/59.94Hz/60Hz
1280x800@60Hz
1440x480i@60Hz
1440x576i@50Hz
1080i@50Hz/59.94Hz/60Hz
1080p@50Hz/59.94Hz/60Hz
Support for color formats:
RGB888/YCbCr444(YUV444)
8-bit precision per color only
Support for CEC function
Includes an integrated high-bandwidth Digital Content Protection (HDCP) encryption engine for audio/video
content protection
Samsung Semiconductor, Inc‘ ARTIK 1020 Module Data Sheet LCD DISPLAY SPI ADC ARTIK" 14
The ARTIK 1020 Module provides an LCD display capability using 1x MIPI interface that is compliant with the MIPI
DSI standard specification V1.01. The key features of the LCD display sub-system are:
Maximum resolution ranges up to FHD (1920x1200@24bpp)
Supports 1, 2, 3, or 4 data lanes
Supports pixel format: 16bpp, 18bpp packed, 18bpp loosely packed (3 byte format), and 24bpp
Supported interfaces are:
Protocol-to-PHY Interface (PPI) in 1.0 Gbps/1.5Gbps MIPI D-PHY
RGB Interface for video image input from display controller
S-I80 (Synchronous I80) interface for Command Mode Image input from display controller
PMS control interface for PLL to configure byte clock frequency
Pre-scaler to generate escape clock from byte clock
Stereoscopic 3D, proprietary 3D, MIC input
The ARTIK 1020 Module provides 1x Serial Peripheral Interface (SPI) that transfers serial data. SPI support
includes
8-bit/16-bit/32-bit shift registers to transmit and receive data. During a SPI transfer, data is simultaneously
transmitted (shifted out serially) and received (shifted in serially). Our SPI implementation adheres to the
protocols described
by National Semiconductor, Microwire and Motorola’s Serial Peripheral Interface. The key features of the SPI
sub-system are:
Support for full duplex
8-bit/16-bit/32-bit shift register for Tx and Rx
8-bit/16-bit/32-bit bus interface
Complies with the SPI protocol described by National Semiconductor, Microwire and Motorola
Support for 2 independent 32-bit wide transmit and receive FIFOs:
Depth 64 in SPI port 0 and depth 16 in SPI port 1 and 2
Depth 64 in ISP-SPI port 0 and 1
Supports for master mode and slave mode
Supports for receive-without-transmit operation
Support Tx/Rx up to 50MHz
The ARTIK 1020 Module provides 6 channels of ADC input that are connected through a multiplexer to 1x12-bit
ADC.
The key features of the ADC are:
Up to 12-bit resolution per channel
Conversion rate 30kSamples/s-600kSamples/s with a 600kHz-12MHz clock
Programmable conversion mode (1, 2, 4, 8, 16, 32 or 64 times conversion)
Samsung Semiconductor, Inc‘ ARTIK 1020 Module Data Sheet UART IZS PCM GPIO ARTIK" 15
The ARTIK 1020 Module provides 1.5x (1x4-pin, 1x2-pin) independent UART channels and dedicated ISP UART
channel.
The key features of the UART sub-system are:
Both DMA and interrupt based mode of operation supported
All independent channels support IrDA 1.0
Each UART channel contains two FIFOs to receive and transmit data:
256 bytes in ch0
64 bytes in ch1
64 bytes in ISP-UART ch0
16 bytes in ch2 and ch3
Each UART channel contains:
Programmable baud-rates
One or two stop bit insertion
5-bit, 6-bit, 7-bit, or 8-bit data width
Parity checking
The ARTIK 1020 Module provides 2x, 3 line Inter-IC Sound (I2S) channels. The I2S interface is one of the most
popular digital audio interfaces. The I2S bus handles audio data and other signals such as sub-coding and
control. It is possible to transmit data between two I2S buses. To minimize the number of pins required and to
keep wiring simple, a 3-line serial bus is used. The key features of the I2S sub-system are:
Mixes up to 2 sound sources
Drives primary sound source up to 5.1ch using I2S-bus with external DMA-based operation
Supports secondary sound source up to stereo with internal or external DMA
Supports I2S TDM mode: 1-8 slots (7.1 channels) for transmission (Tx) and 1-2 slots (2 channels) for reception
(Rx)
Supports serial data transfer of 8/16/24-bit per channel
Supports I2S, MSB-justified, and LSB-justified data formats
Supports both master and slave modes
Supports auxiliary clock out for codec chip
The ARTIK 1020 Module provides 1x PCM channel. The PCM audio interface provides a bi-directional serial
interface
to an external codec. The key features of the PCM sub-system are:
16-bit PCM and three ports audio interface
Supports only Master mode
All PCM serial timings and strobes are extracted from one master clock
Supports 1x input (16-bit x 32depth) and 1x output (16-bit x 32 depth) FIFO to buffer data
DMA interface for Tx or Rx, or both
The ARTIK 5 Module provides a GPIO system to allow for a wide variety of use cases to be supported. The key
features of the GPIO system are:
Control for up to 88 external interrupts
Falling edge triggered
Samsung Semiconductor, Inc‘ ARTIK 1020 Module Data Sheet IZC USB MAle-TBOO SERIES ARTIK" 16
Rising edge triggered
Both edge triggered
Control for up to 25 wake-up interrupts
Falling edge triggered
Rising edge triggered
Both edge triggered
Control for up to 95 General Purpose IOs
Controls a variety of pin states in sleep mode
The ARTIK 1020 Module provides 4x High Speed (HS) I2C channels, in addition it also provides 4x I2C channels.
The key features of the I2C module are:
4x HS I2C channels up to 3.4Mb/s
4x I2C channels up to 400kb/s:
Supporting master and slave mode
7-bit addressing mode only
Supports serial, 8-bit oriented and bi-directional data transfer
Supports up to 100 kb/s in the standard mode
Supports up to 400 kb/s in the fast mode
Supports master transmit, master receive, slave transmit, and slave receive operation
Supports both interrupt and polling events
The ARTIK 1020 Module provides 1x USB2.0 host interface and 1x USB3.0 interface. The key features of the
USB2.0 module are:
In compliance with the Enhanced Host Controller Interface (EHCI) specification, version 1.1 and the
Open Host Controller Interface (OHCI) specification, version 1.0a
In compliance with the USB 2.0 specification
In compliance with the both the legacy UTMI revision 1.05 and the UTMI+ Level3 revision 1.0
Supports high-speed, full speed and low speed transfers
Supports power management features, such as: Suspend/resume functionality, including remote wakeup
Over-current protection
The key features of the USB3.0 module are:
In compliance with USB device 3.0 and USB device 2.0
In compliance with USB host 3.0 and USB host 2.0
Supports USB device 3.0 interface and USB device 2.0 interface
Supports USB host 3.0 interface and USB host 2.0 interface
Supports full-speed (12 Mbps) and high-speed (480 Mbps) modes with USB Device 2.0 interface
Supports super-speed (5 Gbps) mode with USB device 3.0 interface
Supports one physical USB port meaning the physical port can be used with either USB 3.0 or USB 2.0
Supports on-chip USB PHY transceiver
Supports flexible endpoint configuration
Supports up to 16 bi-directional endpoints, including control endpoint 0
The ARTIK 1020 Module provides 1x instance of the Mali™-T600 GPU series from ARM®. The Mali™-T600 series
adds graphics capabilities to the ARTIK 1020 Module. The key features of the Mali™-T600 module are:
Samsung Semiconductor, Inc‘ ARTIK 1020 Module Data Sheet DMC QUAD CORTEXQ-A15 PLUS QUAD CORTEXQ-A7 ARTIK" 17
Double precision image processing with FP64 and anti-aliasing
Coherency aware memory architecture
Support for EGL 1.4
The ARTIK 1020 Module provides a Dynamic Memory Controller (DMC) that supports the following memory
interfaces:
2x channel eMMC5.0 DDR@400MB/s
1x channel eMMC4.5 SDR@200MB/s
SRAM/NOR/ROM interface
LP-DDR3@933MHz interface
2x channel 32-bit DDR3@14.9GB/s
The ARTIK 1020 Module provides eight CPU cores which consist of ARM Cortex-A15 quad core processors and
ARM Cortex-A7 quad core processors. The Cortex-A15 cores are targeted toward high performance functions
while the Cortex-A7 cores are optimized for power efficient computations. For easier and faster CPU core
switching, the ARTIK 1020 Module supports a cache coherency interconnect (CCI) bus with L2 cache snooping
capability. This hardware automatically assures cache coherency between the 2x L2 caches, so manually
synchronizing contents is not needed. The ARM Cortex-A7/A15 octa-core has the following common features:
Common ARMv7-A Cortex architecture
Advanced SIMD version 2 with architecture extensions for integer and floating-point vector operations
Vector floating-point version 4 architecture extensions for floating-point computation that is fully compliant
with the IEEE 754 standard
TrustZone® security technology for ensuring reliable implementation
Virtualization extensions for the development of virtualized systems that enables the switching of
guest operating systems
Large Physical Address Extension (LPAE) for address translation of up to 40 bits physical address space
AMBA 4 Cache Coherent Interconnect (CCI)
ARM NEON™ with 128-bit SIMD
Multiprocessing extensions for multiprocessing functionality
The ARM Cortex-A15 has the following specific features:
3.5 DMIPS per core
32KB/32KB I$/D$ and 2MB L2 cache
1 TB physical addressing space
Full hardware virtualization
ECC and parity protection for all SRAMs
Advanced power management
Improved single-thread and MP performance
The ARM Cortex-A7 has the following specific features:
1.86 DMIPS per core
32KB/32KB I$/D$ cache and 512KB L2 cache
Rapid switch companion to Cortex-A15
Samsung Semiconductor, Inc‘ ARTIK 1020 Module Data Sheet ARTIK" 18
Associated with the eight CPU cores, the ARTIK 1020 Module provides a generic interrupt controller and multi-
core timers for each CPU core. The interrupt controller and timer are always-alive even when the CPU cores are
power gated. The key features of the generic interrupt controller are:
Support for three interrupt types:
Software Generated Interrupt (SGI)
Private Peripheral Interrupt (PPI)
Shared Peripheral Interrupt (SPI)
Programmable interrupts that:
Set the security state for an interrupt
Set the priority level of an interrupt
Enable or disable the interrupt
Inform the processors that receives an interrupt
Enhanced security features
The key features of the multi-core timers are:
Eight local timers, one for each CPU core containing:
A 32-bit counter that generates an interrupt when it reaches zero
Single-shot or auto-reload mode
Configurable starting value per timer
A global timer:
With a 64-bit incrementing counter and an auto-incrementing feature
Accessible to all Cortex-A15/Cortex-A7 processors
Samsung Semiconductor, Inc. ARTIK 1020 Module Data Sheet ART|K102O MODULE CONNECTORS T'IT T'I? Figure 4, Connector J3, J4 Pin Layout ARTIK" 19
The ARTIK 1020 Module utilizes 2x 80-position and 2x 40-position connectors providing support for GPIO, ADC,
SPI, OM, USB, UART, PWM, ISP, I2C, MIPI, HDMI and JTAG. Connector J3 and J4 indicated by AXT480124 are from
Panasonic and have 80 pins with a 0.4mm pitch. Connector J1 and J9 indicated by AXT440124 are also from
Panasonic and have 40 pins with a 0.4mm pitch. For additional information on both AXT480124 and AXT440124
please contact Panasonic.
In a listing of all power/signal names that are assigned to physical pins of connector J3 and connector J4
are given. In and the functions and electrical limitations associated with physical behavior of the
pins is described. Functionally Connector J3 carries the following interfaces: SPI, I2C, ADC, USB3.0 CH0, I2S/PCM,
UART, GPIO and PWM. Functionally Connector J4 carries the following interfaces: ISP, I2C, GPIO, PWM, USB HOST,
USB3.0, MMC and MIPI. In general the Interrupts, GPIO and I2C functionality that is present on the connector’s
might be support for the other interfaces present on the connector.
CONNECTOR J3
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
65
67
69
71
73
75
77
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
79 80
MAIN_BAT
MAIN_BAT
MAIN_BAT
MAIN_BAT
MAIN_BAT
GND
GND
PWR_KEY
XEINT_8
DRD_VBUS_SENSE_0
XEINT_6
XEINT_5
XEINT_4
XEINT_3
XEINT_2
XEINT_1
XEINT_0
GND
XCIS_MCLK
GPIO6/XT_INT156
XU1_RXD
XU1_TXD
GND
Xadc0AIN0
Xadc0AIN1
Xadc0AIN2
Xadc0AIN5
Xadc0AIN6
Xadc0AIN7
XUSB3VBUS0_0
XUSB3ID0_0
GND
XUSB3DP0_0
XUSB3DM0_0
GND
xAudi2s0SDO
xAudi2s0SDI
xAudi2s0SCLK
xAudi2s0LRCK
xAudi2s0CDCLK
MAIN_BAT
MAIN_BAT
MAIN_BAT
MAIN_BAT
GND
GND
GND
XEINT_12
XEINT_13
XEINT_14
XEINT_16
XEINT_17
XEINT_18
XEINT_20
XEINT_21
XEINT_24
UHOST_ID
XEINT_27
XEINT_28
V_ADP_SENSE
GND
XOM2
XOM3
XGPIO1
XUART_SCLK
XUART_MOSI
XUART_MISO
XUART_CS
GND
XspiCLK1
XspiCSn1
XspiMISO1
XspiMOSI1
XCLKOUT
GND
Xi2c0_SCL
Xi2c0_SDA
Xi2c1_SCL
Xi2c1_SDA
GND
CONNECTOR J4
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
65
67
69
71
73
75
77
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
79 80
MAINCAM_RESET
CAM_FLASH_EN
CAM_FLASH_TORCH
CODEC_PDN
XGPIO17/XT_INT163
PSR_TE
SEQ_I2C_SCL
SEQ_I2C_SDA
VTCAM_RESET
XISP2_SDA
XISP2_SCL
GND
XMIPI1SDN0
XMIPI1SDP0
GND
XMIPI1SDN1
XMIPI1SDP1
GND
XMIPI1SDNCLK
XMIPI1SDPCLK
GND
MRNRSET
LCD_ID
AP_NWRESET
XISP0_SCL
XISP0_SDA
COIN_BATT
BOOST5V_EN
LCD_RST
Xi2c8_SDA
Xi2c8_SCL
CHG_SDA_1.8V
CHG_SCL_1.8V
Xpwmo_1
Xpwmo_0
GND
XUHOSTOVERCUR
XUHOSTPWREN
UDRD3_0_OVERCUR_U2
UDRD3_0_VBUSCTRL_U2
XMIPI1MDN0
XMIPI1MDP0
GND
XMIPI1MDN1
XMIPI1MDP1
GND
XMIPI1MDP2
XMIPI1MDN2
GND
XMIPI1MDN3
XMIPI1MDP3
GND
XMIPI1MDNCLK
XMIPI1MDPCLK
GND
XMMC2CDN
XMMC2CLK
XMMC2CMD
XMMC2DATA0
XMMC2DATA1
XMMC2DATA2
XMMC2DATA3
GPIOC40
Xi2c7_SDA
Xi2c7_SCL
GND
XMIPI0SDN0
XMIPI0SDP0
GND
XMIPI0SDN1
XMIPI0SDP1
GND
XMIPI0SDN2
XMIPI0SDP2
GND
XMIPI0SDN3
XMIPI0SDP3
GND
XMIPI0SDPCLK
XMIPI0SDNCLK
Samsung Scnflconduclo1,lnc, ARIIK 1020 Module Data Shoal CONNECTOR J3 Tab1e 1. Connector J3 Pin Descr1ption Connector 13 DS 1a 1 MA1N_BAT NA avg NA BATTERV Power source 13.8w 1a 3 MA1N_BAT NA avg NA BATTERV Power source 13.8w 1a 5 MA1N_BAT NA avg NA BATTERV Power source 13.8w 1a 7 MA1N_BAT NA avg NA BATTERV Power source 13.8w 1a 9 GND NA ovo NA GROUND Ground 1a 11 GND NA ovo NA GROUND Ground 1a 1a GND NA ovo NA GROUND Ground 1a 15 XEINT_‘12 A 1 1vg z PDE LCD M1P1 error detemon 1a 17 XEINT_‘13 A 1 1vg z PDE ARDUINO GP1D 1a 19 XEINT_‘14 A 1 1vg z PDE ARDUINO GP1D 1a 21 XEINT_‘16 A 1 1vg z PDE WED/ET GP1D 1a 2a XEINT_‘17 A 1 1vg z PDE POWER/RESET CHG_IRQ 1a 25 ><_det 1a="" a7=""><12c1_5da a="" i2c_="" _5da="" 1vg="" z="" pue="" wprng/aud1o="" sda="" ror="" bt="" audio="" 1a="" 79="" gnd="" na="" ovo="" na="" ground="" ground="" 1a="" 2="" ma1n_bat="" na="" avg="" na="" batterv="" power="" source="" 13.8w="" 1a="" 4="" ma1n_bat="" na="" avg="" na="" batterv="" power="" source="" 13.8w="" snusunu="" artik"="" 20="">
Connector J3
Conn#
Pin#
Name
I/O Type
Default
Voltage
DS
[mA]
PUD*
Group
Function
J3
1
MAIN_BAT
NA
3V8
NA
BATTERY
Power source (3.8V)
J3
3
MAIN_BAT
NA
3V8
NA
BATTERY
Power source (3.8V)
J3
5
MAIN_BAT
NA
3V8
NA
BATTERY
Power source (3.8V)
J3
7
MAIN_BAT
NA
3V8
NA
BATTERY
Power source (3.8V)
J3
9
GND
NA
0V0
NA
GROUND
Ground
J3
11
GND
NA
0V0
NA
GROUND
Ground
J3
13
GND
NA
0V0
NA
GROUND
Ground
J3
15
XEINT_12
A
I
1V8
2
PDE
LCD
MIPI error detection
J3
17
XEINT_13
A
I
1V8
2
PDE
ARDUINO
GPIO
J3
19
XEINT_14
A
I
1V8
2
PDE
ARDUINO
GPIO
J3
21
XEINT_16
A
I
1V8
2
PDE
Wi-Fi/BT
GPIO
J3
23
XEINT_17
A
I
1V8
2
PDE
POWER/RESET
CHG_IRQ
J3
25
XEINT_18
A
I
1V8
2
PDE
UARTS
XUART_RST
J3
27
XEINT_20
A
I
1V8
2
PDE
UARTS
XUART_IRQ
J3
29
XEINT_21
A
O
1V8
2
PDE
LCD
TP_RST
J3
31
XEINT_24
A
I
1V8
2
PDE
LCD
TP_INT
J3
33
UHOST_ID
A
EXT_INT43[
1]
1V8
2
PUDD
NA
UHOST_ID
J3
35
XEINT_27
A
I
1V8
2
PDE
AUDIO
JACK_DET
J3
37
XEINT_28
A
I
1V8
2
PDE
Wi-Fi/BT
LVDS_RST
J3
39
V_ADP_SENSE
A
I
1V8
2
PDE
POWER/RESET
V_ADP_SENSE
J3
41
GND
NA
0V0
NA
GROUND
Ground
J3
43
XOM2
PROCESSOR
1V8
NA
POWER/RESET
SDMMC_CH2 or eMMC44_CH0
boot
J3
45
XOM3
PROCESSOR
1V8
NA
POWER/RESET
SDMMC_CH2 or eMMC44_CH0
boot
J3
47
XGPIO1
A
I
1V8
2
PDE
CAMERA
Power down
J3
49
XUART_SCLK
A
I
1V8
2
PDE
UARTS
GENERIC UART SCLK
J3
51
XUART_MOSI
A
I
1V8
2
PDE
UARTS
GENERIC UART MOSI
J3
53
XUART_MISO
A
I
1V8
2
PDE
UARTS
GENERIC UART MISO
J3
55
XUART_CS
A
I
1V8
2
PDE
UARTS
GENERIC UART CS
J3
57
GND
NA
0V0
NA
GROUND
Ground
J3
59
XspiCLK1
A
I
1V8
2
PDE
Wi-
Fi/BT/SIGFOX
SPI CLK
J3
61
XspiCSn1
A
I
1V8
2
PDE
SIGFOX
SPI CSn
J3
63
XspiMISO1
A
I
1V8
2
PDE
Wi-
Fi/BT/SIGFOX
SPI MISO
J3
65
XspiMOSI1
A
I
1V8
2
PDE
Wi-
Fi/BT/SIGFOX
SPI MOSI
J3
67
XCLKOUT
NA
1V8
NA
AUDIO
24MHz CDCLK
J3
69
GND
NA
0V0
NA
GROUND
Ground
J3
71
Xi2c0_SCL
A
I
1V8
2
PDE
POWER/RESET
SCL
J3
73
Xi2c0_SDA
A
I
1V8
2
PDE
POWER/RESET
SDC
J3
75
Xi2c1_SCL
A
I2C_1_SCL
1V8
2
PUE
Wi-Fi/BT/AUDIO
SCL for BT audio
J3
77
Xi2c1_SDA
A
I2C_1_SDA
1V8
2
PUE
Wi-Fi/BT/AUDIO
SDA for BT audio
J3
79
GND
NA
0V0
NA
GROUND
Ground
J3
2
MAIN_BAT
NA
3V8
NA
BATTERY
Power source (3.8V)
J3
4
MAIN_BAT
NA
3V8
NA
BATTERY
Power source (3.8V)
Samsung Scm'rconduclov, Incv ARIIK 1020 Module Data Shoal Connector 3 DS Ja 6 MAr N_BAT NA avg NA BATTERV Power source (3.8V) Ja g MAr N_BAT NA avg NA BATTERV Power source (3.8V) Ja 1o MAr N_BAT NA avg NA BATTERV Power source (3.8V) Ja 12 GND NA ovo NA GROUND Ground Ja 14 GND NA ovo NA GROUND Ground Ja 16 PWR_KEV mec 1vg NA POWER/RESET power On, high amve Ja 18 RENT} A \ 1vg 2 PDE ARDUINO GP‘O DRD_VBUS_SENSE EXT_\NT40[ Ja 22 XEWLE A \ 1vg 2 PDE ARDUINO GP‘O Ja 24 RENT; A \ 1vg 2 PDE ARDUINO GP‘O Ja 26 xngU A \ 1vg 2 PDE ARDUINO GP‘O Ja 28 RENT} A \ 1vg 2 PDE ARDUINO GP‘O Ja a0 xngLz A \ 1vg 2 PDE ARDUINO GP‘O Ja a2 xngm A \ 1vg 2 PDE ARDUINO GP‘O Ja a4 xngLo A \ 1vg 2 PDE ARDUINO GP‘O Ja a6 GND NA ovo NA GROUND Ground Ja as XC\S_MCLK A \ 1vg PDE CAMERA MCLK Ja 40 GPrOG/XUNH 56 A \ 1vg PDE CAMERA MCLK UART_ _Rx UART_1_Tx Ja 46 GND NA ovo NA GROUND Ground Ja 42a xadeOArNo Ana‘og 1vg NA ARDUINO ADC Ja so XadCUAW‘! Ana‘og 1vg NA ARDUINO ADC Ja 52 XadCOAWZ Ana‘og 1vg NA ARDUINO ADC Ja 54 xadeOArN5 Ana‘og 1vg NA ARDUINO ADC Ja 56 xadeOArNs Ana‘og 1vg NA ARDUINO ADC Ja 52a xadeOArN7 Ana‘og 1vg NA ARDUINO ADC Ja 60 xusgavgusop usaao av3 NA usaao usaao DRD meme 0 A/USBZD/A EXT_\NT43[ \dentiflcauon usgao DRD Ja 64 GND NA ovo NA GROUND Ground usam batkward compaume usam batkward compaume Ja 70 GND NA ovo NA GROUND Ground Ja 72 xAuersOSDO A 1vg WPFw/BT/AUD‘O Audio SDO Ja 74 xAwaZsOSD‘ A 1vg WPFw/BT/AUD‘O Audro SDr Ja 76 xAuersOSCLK A 1vg WPFw/BT/AUD‘O Audro SCLK Ja 7s xAudrzsoLRCK A 1vg WPFw/BT/AUD‘O Audra LRCK Ja so xAudrzsoCDCLK A 1vg WPFw/BT/AUD‘O Audra DCLK snusunu ARTIK" 2"
Connector J3
Conn#
Pin#
Name
I/O Type
Default
Voltage
DS
[mA]
PUD*
Group
Function
J3
6
MAIN_BAT
NA
3V8
NA
BATTERY
Power source (3.8V)
J3
8
MAIN_BAT
NA
3V8
NA
BATTERY
Power source (3.8V)
J3
10
MAIN_BAT
NA
3V8
NA
BATTERY
Power source (3.8V)
J3
12
GND
NA
0V0
NA
GROUND
Ground
J3
14
GND
NA
0V0
NA
GROUND
Ground
J3
16
PWR_KEY
PMIC
1V8
NA
POWER/RESET
power on, high active
J3
18
XEINT_8
A
I
1V8
2
PDE
ARDUINO
GPIO
J3
20
DRD_VBUS_SENSE
_0
A
EXT_INT40[
7]
1V8
2
PDE
USB3.0
DRD_VBUS_SENSE_0
J3
22
XEINT_6
A
I
1V8
2
PDE
ARDUINO
GPIO
J3
24
XEINT_5
A
I
1V8
2
PDE
ARDUINO
GPIO
J3
26
XEINT_4
A
I
1V8
2
PDE
ARDUINO
GPIO
J3
28
XEINT_3
A
I
1V8
2
PDE
ARDUINO
GPIO
J3
30
XEINT_2
A
I
1V8
2
PDE
ARDUINO
GPIO
J3
32
XEINT_1
A
I
1V8
2
PDE
ARDUINO
GPIO
J3
34
XEINT_0
A
I
1V8
2
PDE
ARDUINO
GPIO
J3
36
GND
NA
0V0
NA
GROUND
Ground
J3
38
XCIS_MCLK
A
I
1V8
2
PDE
CAMERA
MCLK
J3
40
GPIO6/XT_INT156
A
I
1V8
2
PDE
CAMERA
MCLK
J3
42
Xu1_RXD
A
UART_1_RX
D
1V8
2
PUDD
ARDUINO
UART RXD
J3
44
Xu1_TXD
A
UART_1_TX
D
1V8
2
PUDD
ARDUINO
UART TXD
J3
46
GND
NA
0V0
NA
GROUND
Ground
J3
48
Xadc0AIN0
Analog
1V8
NA
ARDUINO
ADC
J3
50
Xadc0AIN1
Analog
1V8
NA
ARDUINO
ADC
J3
52
Xadc0AIN2
Analog
1V8
NA
ARDUINO
ADC
J3
54
Xadc0AIN5
Analog
1V8
NA
ARDUINO
ADC
J3
56
Xadc0AIN6
Analog
1V8
NA
ARDUINO
ADC
J3
58
Xadc0AIN7
Analog
1V8
NA
ARDUINO
ADC
J3
60
XUSB3VBUS0_0
USB3.0
3V3
NA
USB3.0
USB3.0 DRD channel 0
J3
62
XUSB3ID0_0
A/USB3.0/A
DC
EXT_INT43[
5]
1V8
2
PUE
USB3.0
Identification USB3.0 DRD
channel 0
J3
64
GND
NA
0V0
NA
GROUND
Ground
J3
66
XUSB3DP0_0
USB3.0
3V3
NA
USB3.0
USB2.0 backward compatible
P channel in USB3.0
J3
68
XUSB3DM0_0
USB3.0
3V3
NA
USB3.0
USB2.0 backward compatible
M channel in USB3.0
J3
70
GND
NA
0V0
NA
GROUND
Ground
J3
72
xAudi2s0SDO
A
1V8
Wi-Fi/BT/AUDIO
Audio SDO
J3
74
xAudi2s0SDI
A
1V8
Wi-Fi/BT/AUDIO
Audio SDI
J3
76
xAudi2s0SCLK
A
1V8
Wi-Fi/BT/AUDIO
Audio SCLK
J3
78
xAudi2s0LRCK
A
1V8
Wi-Fi/BT/AUDIO
Audio LRCK
J3
80
xAudi2s0CDCLK
A
1V8
Wi-Fi/BT/AUDIO
Audio DCLK
* The PUD variables have the following meaning:
PUDD = Power Up Down Disabled, PDE = Power Down Enabled, PUE = Power Up Enabled, R = Reserved.
Samsung Se1n'1conduclm,lnc, ARIIK 1020 Module Data Shoal CONNECTOR J4 Tab1e 2. Connector J4 Pin Description Connector 14 DS 14 1 MAINCAM_RE5ET A I W3 2 PDE CAMERA Reset 14 3 CAM_FIJ\SH_EN A O W3 2 PDE CAMERA Hash 14 5 CAM_FLASH_TORCH A O W3 2 PDE CAMERA Hasn (orCh 14 7 CODEC_PDN A O W3 2 PDE W17F1/ET/AUD1O Codec Rowet Down 14 9 XGP10‘17/XT_1NT163 A I W3 2 PDE S1GFOX Low power conLtoI 14 11 PSR_TE A I W3 2 PDE 15R D1Sp|ay synC 14 13 SEQ_12C_SCL A I W3 2 PDE 331 5CL 14 15 SEQ_12C_SDA A I W3 2 PDE 331 5DA 14 17 VTCAM_RESET A I W3 2 PDE CAMERA Reset 14 19 X1SP2_SDA A I W3 2 PDE CAMERA 5DA 14 21 x15R2_5CL A I W3 2 PDE CAMERA 5CL 14 23 GND NA 0V0 NA GROUND Ground 14 25 XMIPI‘ISDNO M1Pl W0 NA CAMERA C5115DN0 CHANNEL 0 14 27 XMIPHSDPD M1Pl W0 NA CAMERA C511 SDPO CHANNEL 0 14 29 GND NA 0V0 NA GROUND Ground 14 31 XMIPI‘ISDN1 M1Pl W0 NA CAMERA C511 SDN‘1 CHANNEL 1 14 33 XMIR113DR1 M1Pl W0 NA CAMERA C5113DR1CHANNEL1 14 35 GND NA 0V0 NA GROUND Ground 14 37 ><>< m1pl="" w0="" na="" camera="" c511="" sdnclk="" 14="" 39=""><>< m1pl="" w0="" na="" camera="" c511="" sdpclk="" 14="" 41="" gnd="" na="" 0v0="" na="" ground="" ground="" power/reset/ard="" 14="" 45="" lcd_1d="" a="" i="" w3="" 2="" pde="" s1gfox="" vsync="" 14="" 47="" ap_nwreset="" rroce55or="" i="" w3="" ,="" ,="" na="" warm="" reset="" 14="" 49="" x15r0_5cl="" a="" i="" w3="" 2="" pde="" camera="" 5cl="" 14="" 51="" x1spo_sda="" a="" i="" w3="" 2="" pde="" camera="" 5da="" 14="" 53="" coin_eatt="" na="" na="" 3v3="" ,="" ,="" na="" coin="" 3atlery="" power="" suppiy="" 14="" 55="" boost5v_en="" a="" o="" w3="" 2="" pde="" usbbd="" u333.0="" 14="" 57="" lcd_rst="" a="" o="" w3="" 2="" pue="" lcd="" reset="" 14="" 59="" x12c8_sda="" a="" i="" w3="" 2="" pde="" lcd="" 5cl="" 14="" 61="" xi2c8_scl="" a="" i="" w3="" 2="" pde="" lcd="" 5da="" cnange="" 12c="" to="" w3="" cnange="" 12c="" to="" w3="" 14="" 67="" xpwmo_1="" a="" i="" w3="" 2="" pde="" arduino="" pwm="" on/oncontroi="" 14="" 69="" xpwmop="" a="" i="" w3="" 2="" pde="" arduino="" pwm="" on/oncontroi="" 14="" 71="" gnd="" na="" 0v0="" na="" ground="" ground="" 14="" 73="" xuhostovercur="" u53="" host="" w3="" na="" na="" 14="" 75="" xuhostpwren="" u53="" host="" w3="" na="" u53/ethernet="" u53="" udrd3_o_overcur_="" controi="" mt="" u533.o="" drd="" udrd3_0_v3u5ctrl_="" controi="" mt="" u533.o="" drd="" 14="" 2="" xmiphmdnd="" m1pl="" w0="" na="" lcd="" d511="" dn0="" channel0="" 14="" 4="" xm1phmdpo="" m1pl="" w0="" na="" lcd="" d511="" dpu="" channelo="" snusunu="" artik"="" 22="">
Connector J4
Conn#
Pin#
Name
I/O Type
Default
Voltage
DS
[mA]
PUD*
Group
Function
J4
1
MAINCAM_RESET
A
I
1V8
2
PDE
CAMERA
Reset
J4
3
CAM_FLASH_EN
A
O
1V8
2
PDE
CAMERA
Flash
J4
5
CAM_FLASH_TORCH
A
O
1V8
2
PDE
CAMERA
Flash torch
J4
7
CODEC_PDN
A
O
1V8
2
PDE
Wi-Fi/BT/AUDIO
Codec Power Down
J4
9
XGPIO17/XT_INT163
A
I
1V8
2
PDE
SIGFOX
Low power control
J4
11
PSR_TE
A
I
1V8
2
PDE
ISP
Display sync
J4
13
SEQ_I2C_SCL
A
I
1V8
2
PDE
SPI
SCL
J4
15
SEQ_I2C_SDA
A
I
1V8
2
PDE
SPI
SDA
J4
17
VTCAM_RESET
A
I
1V8
2
PDE
CAMERA
Reset
J4
19
XISP2_SDA
A
I
1V8
2
PDE
CAMERA
SDA
J4
21
XISP2_SCL
A
I
1V8
2
PDE
CAMERA
SCL
J4
23
GND
NA
0V0
NA
GROUND
Ground
J4
25
XMIPI1SDN0
MIPI
1V0
NA
CAMERA
CSI1 SDN0 CHANNEL 0
J4
27
XMIPI1SDP0
MIPI
1V0
NA
CAMERA
CSI1 SDP0 CHANNEL 0
J4
29
GND
NA
0V0
NA
GROUND
Ground
J4
31
XMIPI1SDN1
MIPI
1V0
NA
CAMERA
CSI1 SDN1 CHANNEL 1
J4
33
XMIPI1SDP1
MIPI
1V0
NA
CAMERA
CSI1 SDP1 CHANNEL 1
J4
35
GND
NA
0V0
NA
GROUND
Ground
J4
37
XMIPI1SDNCLK
MIPI
1V0
NA
CAMERA
CSI1 SDNCLK
J4
39
XMIPI1SDPCLK
MIPI
1V0
NA
CAMERA
CSI1 SDPCLK
J4
41
GND
NA
0V0
NA
GROUND
Ground
J4
43
MRNRESET
PROCESSOR
/PMIC
1V8
NA
POWER/RESET/ARD
UINO/
SENSOR/ Wi-Fi/BT
PMIC resets Processor
Subsystem
J4
45
LCD_ID
A
I
1V8
2
PDE
SIGFOX
Vsync
J4
47
AP_NWRESET
PROCESSOR
I
1V8
-
-
NA
Warm Reset
J4
49
XISP0_SCL
A
I
1V8
2
PDE
CAMERA
SCL
J4
51
XISP0_SDA
A
I
1V8
2
PDE
CAMERA
SDA
J4
53
COIN_BATT
NA
NA
3V3
-
-
NA
Coin Battery Power Supply
J4
55
BOOST5V_EN
A
O
1V8
2
PDE
USB3.0
USB3.0
J4
57
LCD_RST
A
O
1V8
2
PUE
LCD
Reset
J4
59
Xi2c8_SDA
A
I
1V8
2
PDE
LCD
SCL
J4
61
Xi2c8_SCL
A
I
1V8
2
PDE
LCD
SDA
J4
63
CHG_SDA_1.8V
A
I
1V8
2
PUE
POWER/RESET
Change I2C to 1V8
signaling
J4
65
CHG_SCL_1.8V
A
I
1V8
2
PUE
POWER/RESET
Change I2C to 1V8
signaling
J4
67
Xpwmo_1
A
I
1V8
2
PDE
ARDUINO
PWM On/Off control
J4
69
Xpwmo_0
A
I
1V8
2
PDE
ARDUINO
PWM On/Off control
J4
71
GND
NA
0V0
NA
GROUND
Ground
J4
73
XUHOSTOVERCUR
USB HOST
1V8
NA
NA
J4
75
XUHOSTPWREN
USB HOST
1V8
NA
USB/ETHERNET
USB
J4
77
UDRD3_0_OVERCUR_
U2
USB3.0
1V8
NA
USB3.0
Control for USB3.0 DRD
channel 0
J4
79
UDRD3_0_VBUSCTRL_
U2
USB3.0
1V8
NA
USB3.0
Control for USB3.0 DRD
channel 0
J4
2
XMIPI1MDN0
MIPI
1V0
NA
LCD
DSI1 DN0 CHANNEL 0
J4
4
XMIPI1MDP0
MIPI
1V0
NA
LCD
DSI1 DP0 CHANNEL 0
Samsung Scnflconduclov, Incv ARIIK 1020 Module Data Shoal Connector J4 DS J4 6 GND NA ovo NA GROUND Ground J4 a xMIRHMDNJ MJRI W0 NA LCD DSH DNJ CHANNELJ J4 10 XMJRHMDRJ MJRI W0 NA LCD DSH DRJ CHANNEL1 J4 12 GND NA ovo NA GROUND Ground J4 14 XMJRHMDRZ MJRI W0 NA LCD DSH DPZ CHANNEL2 J4 16 XMIPHMDNZ MJRI W0 NA LCD DSH DN2 CHANNEL2 J4 18 GND NA ovo NA GROUND Ground J4 20 xMIRHMDNs MJRI W0 NA LCD DSH DN3 CHANNEL3 J4 22 XMJRHMDRs MJRI W0 NA LCD DSH DP3 CHANNEL3 J4 24 GND NA ovo NA GROUND Ground J4 26 XMJRH MDNCLK MJRI W0 NA LCD DSH NCLK J4 28 XMJRHMDRCLK MJRI W0 NA LCD DSH PCLK J4 30 GND NA ovo NA GROUND Ground J4 32 xMMC2CDN a zva a RUE SD CARD CDN Card detect J4 34 XMMCZCLK a zva a RUDD SD CARD CLK J4 36 xMMCzCMD a zva a RUDD SD CARD CMD J4 38 xMMC2DATAo a zva a RUE SD CARD DATAo J4 40 xMMCzDATAJ a zva a RUE SD CARD DATAJ J4 42 xMMC2DATA2 a zva a RUE SD CARD DATAz J4 44 xMMC2DATA3 a zva a RUE SD CARD DATA3 J4 46 GRJOCAD a zva 2 RDE ROWEWR/RESET GRIO J4 4s XJ2C7_SDA A W8 2 RDE HDMJ SCL J4 50 Xi2C7_SCL A W8 2 RDE HDMJ SDA J4 52 GND NA ovo NA GROUND Ground J4 54 leRIOSDNo MJRI W0 NA CAMERA CSJo DNO CHANNEL 0 J4 56 xMIRJUSDRo MJRI W0 NA CAMERA CSJo DRo CHANNELo J4 58 GND NA ovo NA GROUND Ground J4 60 XMIPIOSDN1 MJRI W0 NA CAMERA CSJo DN1 CHANNEL 1 J4 62 xMIRJUSDRJ MJRI W0 NA CAMERA CSJo DRJ CHANNELJ J4 64 GND NA ovo NA GROUND Ground J4 66 leRIOSDNz MJRI W0 NA CAMERA CSJo DN2 CHANNEL 2 J4 68 xMIRJUSDRz MJRI W0 NA CAMERA CSJo DRz CHANNELz J4 70 GND NA ovo NA GROUND Ground J4 72 XMIPIOSDN3 MJRI W0 NA CAMERA CSJo DN3 CHANNEL 3 J4 74 xMIRJUSDR3 MJRI W0 NA CAMERA CSJo DP3 CHANNEL3 J4 76 GND NA ovo NA GROUND Ground J4 7s XMJRJOSDRCLK MJRI W0 NA CAMERA Csm PCLK J4 so XMJRJDSDNCLK MJRI W0 NA CAMERA CSJo NCLK snusunu ARTIK" 23
Connector J4
Conn#
Pin#
Name
I/O Type
Default
Voltage
DS
[mA]
PUD*
Group
Function
J4
6
GND
NA
0V0
NA
GROUND
Ground
J4
8
XMIPI1MDN1
MIPI
1V0
NA
LCD
DSI1 DN1 CHANNEL 1
J4
10
XMIPI1MDP1
MIPI
1V0
NA
LCD
DSI1 DP1 CHANNEL 1
J4
12
GND
NA
0V0
NA
GROUND
Ground
J4
14
XMIPI1MDP2
MIPI
1V0
NA
LCD
DSI1 DP2 CHANNEL 2
J4
16
XMIPI1MDN2
MIPI
1V0
NA
LCD
DSI1 DN2 CHANNEL 2
J4
18
GND
NA
0V0
NA
GROUND
Ground
J4
20
XMIPI1MDN3
MIPI
1V0
NA
LCD
DSI1 DN3 CHANNEL 3
J4
22
XMIPI1MDP3
MIPI
1V0
NA
LCD
DSI1 DP3 CHANNEL 3
J4
24
GND
NA
0V0
NA
GROUND
Ground
J4
26
XMIPI1MDNCLK
MIPI
1V0
NA
LCD
DSI1 NCLK
J4
28
XMIPI1MDPCLK
MIPI
1V0
NA
LCD
DSI1 PCLK
J4
30
GND
NA
0V0
NA
GROUND
Ground
J4
32
XMMC2CDN
B
2V8
8
PUE
SD CARD
CDN card detect
J4
34
XMMC2CLK
B
2V8
8
PUDD
SD CARD
CLK
J4
36
XMMC2CMD
B
2V8
8
PUDD
SD CARD
CMD
J4
38
XMMC2DATA0
B
2V8
8
PUE
SD CARD
DATA0
J4
40
XMMC2DATA1
B
2V8
8
PUE
SD CARD
DATA1
J4
42
XMMC2DATA2
B
2V8
8
PUE
SD CARD
DATA2
J4
44
XMMC2DATA3
B
2V8
8
PUE
SD CARD
DATA3
J4
46
GPIOC40
B
I
2V8
2
PDE
POWEWR/RESET
GPIO
J4
48
Xi2c7_SDA
A
I
1V8
2
PDE
HDMI
SCL
J4
50
Xi2c7_SCL
A
I
1V8
2
PDE
HDMI
SDA
J4
52
GND
NA
-
0V0
NA
GROUND
Ground
J4
54
XMIPI0SDN0
MIPI
-
1V0
NA
CAMERA
CSI0 DN0 CHANNEL 0
J4
56
XMIPI0SDP0
MIPI
-
1V0
NA
CAMERA
CSI0 DP0 CHANNEL 0
J4
58
GND
NA
-
0V0
NA
GROUND
Ground
J4
60
XMIPI0SDN1
MIPI
-
1V0
NA
CAMERA
CSI0 DN1 CHANNEL 1
J4
62
XMIPI0SDP1
MIPI
-
1V0
NA
CAMERA
CSI0 DP1 CHANNEL 1
J4
64
GND
NA
-
0V0
NA
GROUND
Ground
J4
66
XMIPI0SDN2
MIPI
-
1V0
NA
CAMERA
CSI0 DN2 CHANNEL 2
J4
68
XMIPI0SDP2
MIPI
-
1V0
NA
CAMERA
CSI0 DP2 CHANNEL 2
J4
70
GND
NA
-
0V0
NA
GROUND
Ground
J4
72
XMIPI0SDN3
MIPI
-
1V0
NA
CAMERA
CSI0 DN3 CHANNEL 3
J4
74
XMIPI0SDP3
MIPI
-
1V0
NA
CAMERA
CSI0 DP3 CHANNEL 3
J4
76
GND
NA
-
0V0
NA
GROUND
Ground
J4
78
XMIPI0SDPCLK
MIPI
-
1V0
NA
CAMERA
CSI0 PCLK
J4
80
XMIPI0SDNCLK
MIPI
-
1V0
NA
CAMERA
CSI0 NCLK
Samsung Semiconductor, Inc. ARTIK 1020 Module Data Sheet F: r lab/e3 lab/ell ARTIK" Figure 5, Connector J1, J9 Pin Layout 24
In a listing of all power/signal names that are assigned to physical pins of connector J1 and connector J9
are given. In and the functions and electrical limitations associated with physical behavior of the
pins is described. Functionally Connector J1 carries the following interfaces: USB3.0 DRD, USB HOST, MMC, I2C
and HDMI. Functionally Connector J9 carries JTAG functionality for the various devices. Again as with previous
connectors the Interrupts, GPIO and I2C functionality that is present on the connector’s might be support for
other interfaces present on the connector.
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
CONNECTOR J1
XhdmiTXCN
XhdmiTXCP
GND
XhdmiTX2N
XhdmiTX2P
GND
XhdmiTX1N
XhdmiTX1P
GND
XhdmiTX0N
XhdmiTX0P
GND
XGPIO9
XGPIO8
GND
XUSB3RX0P_0
XUSB3RX0M_0
GND
XUSB3TX0P_0
XUSB3TX0M_0
HDMI_CEC
HDMI_HPD
GND
HDMI_LS_EN
HDMI_DCDC_EN
GND
GPD1_4
GPD1_5
GPD1_6
GPD1_7
TA_NCONNECTED
XGPIO3
XGPIO2
Xi2c9_SCL
Xi2c9_SDA
GND
XUHOSTDP
XUHOSTDM
GND
XUHOSTVBUS
CONNECTOR J9 (DEBUG)
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
GND
GND
XjTCK
XjTDI
XjTDO
XjTMS
XjTRSTn
GND
DEBUG_RXD
DEBUG_TXD
GND
AP_32.768
HOST_BOOST5V_PG
HOST_BOOST5V_EN
BOOST5V_PG
NC
NC
NC
NC
GND
PVDD_LDO28_2V8
PVDD_LDO28_2V8
ZB_PC2
ZB_PC0
ZB_PC3
ZB_JTCK
ZB_PA4
ZB_RSTn
ZB_PC4
ZB_PA5
GND
GND
NC
NC
NC
NC
NC
NC
NC
GND
Samsung Scm'IcenducLOI, Incv ARIIK 1020 Module Data Sheet CONNECTOR J1 Tabie 3. Connector J1 Pin Description Connector 11 vs II I thmITXCN HDMI , we NA HDMI TXCN Ii 3 thmITXCP HDMI , we NA HDMI TXCP Ii 5 GND NA , ove NA GROUND Ground Ii 7 xndmiszN HDMI , we NA HDMI T><2n ii="" 9="" xndmiszp="" hdmi="" ,="" we="" na="" hdmi="" t=""><2p ii="" ii="" gnd="" na="" ,="" ove="" na="" ground="" ground="" ii="" i3="" xndmitxin="" hdmi="" ,="" we="" na="" hdmi="" txin="" ii="" is="" xndmitxip="" hdmi="" ,="" we="" na="" hdmi="" txip="" ii="" i7="" gnd="" na="" ,="" ove="" na="" ground="" ground="" ii="" i9="" xndmitxon="" hdmi="" ,="" we="" na="" hdmi="" txon="" ii="" zi="" xndmitxop="" hdmi="" ,="" we="" na="" hdmi="" txop="" ii="" 23="" gnd="" na="" ,="" ove="" na="" ground="" ground="" ii="" 25=""><0p_0 usam="" ,="" we="" na="" usbbd="" use3.0="" drd="" thannei="" o="" receive="" pius="" ii="" 33="" xusa3rxem_o="" usam="" ,="" we="" na="" usbbd="" usbbd="" drd="" channei="" o="" recere="" minus="" ii="" 35="" gnd="" na="" ,="" ove="" na="" ground="" ground="" ii="" 37="" xusa3t="">
Connector J1
Conn#
Pin#
Name
I/O Type
Default
Voltage
DS
[mA]
PUD*
Group
Function
J1
1
XhdmiTXCN
HDMI
-
1V0
NA
HDMI
TXCN
J1
3
XhdmiTXCP
HDMI
-
1V0
NA
HDMI
TXCP
J1
5
GND
NA
-
0V0
NA
GROUND
Ground
J1
7
XhdmiTX2N
HDMI
-
1V0
NA
HDMI
TX2N
J1
9
XhdmiTX2P
HDMI
-
1V0
NA
HDMI
TX2P
J1
11
GND
NA
-
0V0
NA
GROUND
Ground
J1
13
XhdmiTX1N
HDMI
-
1V0
NA
HDMI
TX1N
J1
15
XhdmiTX1P
HDMI
-
1V0
NA
HDMI
TX1P
J1
17
GND
NA
-
0V0
NA
GROUND
Ground
J1
19
XhdmiTX0N
HDMI
-
1V0
NA
HDMI
TXON
J1
21
XhdmiTX0P
HDMI
-
1V0
NA
HDMI
TXOP
J1
23
GND
NA
-
0V0
NA
GROUND
Ground
J1
25
XGPIO9
A
I
1V8
2
PDE
SIGFOX
Power enable
J1
27
XGPIO8
A
I
1V8
2
PDE
ZWAVE
Reset
J1
29
GND
NA
-
0V0
NA
GROUND
Ground
J1
31
XUSB3RX0P_0
USB3.0
-
1V0
NA
USB3.0
USB3.0 DRD channel 0 receive plus
J1
33
XUSB3RX0M_0
USB3.0
-
1V0
NA
USB3.0
USB3.0 DRD channel 0 receive minus
J1
35
GND
NA
-
0V0
NA
GROUND
Ground
J1
37
XUSB3TX0P_0
USB3.0
-
1V0
NA
USB3.0
USB3.0 DRD channel 0 transmit plus
J1
39
XUSB3TX0M_0
USB3.0
-
1V0
NA
USB3.0
USB3.0 DRD channel 0 transmit
minus
J1
2
HDMI_CEC
A
I
1V8
2
PDE
HDMI
HDMI_CEC
J1
4
HDMI_HPD
A
EXT_INT43[7]
1V8
2
PDE
HDMI
HDMI_HPD
J1
6
GND
NA
-
0V0
NA
GROUND
Ground
J1
8
HDMI_LS_EN
A
O
1V8
2
PDE
HDMI
HDMI_LS_EN
J1
10
HDMI_DCDC_EN
A
O
1V8
2
PDE
HDMI
HDMI_DCDC_EN
J1
12
GND
NA
0V0
NA
GROUND
Ground
J1
14
GPD1_4
A
I
1V8
2
PDE
PROCESSOR
GENERIC DATA0
J1
16
GPD1_5
A
I
1V8
2
PDE
PROCESSOR
GENERIC DATA1
J1
18
GPD1_6
A
I
1V8
2
PDE
PROCESSOR
GENERIC DATA2
J1
20
GPD1_7
A
O
1V8
2
PDE
PROCESSOR
GENERIC DATA3
J1
22
TA_nCONNECTED
PMIC
-
1V8
NA
PMIC
Power up event
J1
24
XGPIO3
A
I
1V8
2
PDE
SIGFOX
GENERIC GPIO
J1
26
XGPIO2
A
I
1V8
2
PDE
CAMERA
GENERIC GPIO
J1
28
Xi2c9_SCL
A
I
1V8
2
PDE
Wi-Fi/BT
GENERIC SCL
J1
30
Xi2c9_SDA
A
I
1V8
2
PDE
Wi-Fi/BT
GENERIC SDA
J1
32
GND
NA
-
0V0
NA
GROUND
Ground
J1
34
XUHOSTDP
USB HOST
-
3V3
NA
USB/ETHERNET
USB data plus
J1
36
XUHOSTDM
USB HOST
-
3V3
NA
USB/ETHERNET
USB data minus
J1
38
GND
NA
-
0V0
NA
GROUND
Ground
J1
40
XUHOSTVBUS
USB HOST
-
3V3
NA
USB
USB vbus
Samsung Sem'tconductov, Int; ARIIK 1020 Module Data Sheet CONNECTOR 19 Tabte 4. Connector J9 (Debug) Pin Description Connectorj9 (Debug) ns 19 1 GND NA , ovo NA GROUND Ground 19 3 GND NA , ovo NA GROUND Ground 19 5 XJTCK JTAG , 1va NA DEBUG TCK 19 7 ant JTAG , 1va NA DEBUG wt 19 9 anO JTAG , 1va NA DEBUG T00 19 11 XjTMS JTAG , 1va NA DEBUG TMS 19 13 XjTRSTn JTAG , 1va NA DEBUG RSTn 19 15 GND NA , ovo NA GROUND Ground 19 17 DEBUG_RXD A UART_3_RXD 1va 2 PUDD USE DEBUG RXD 19 19 DEBUG_TXD A UART_3_TXD 1va 2 PUDD USE DEBUG TXD 19 21 GND NA , ovo NA GROUND Ground 19 23 AP_32.768 PMtc , warV NA WtrFi/BT 32MHz ctocR stgnat 19 25 HOST_BOOST5V_PG A | 1va 2 PDE NA Host ooost PG 19 27 HOST_BOOST5V_EN A O 1va 2 PDE NA Host boost Enabte 19 29 BOOST5V_PG A | 1va 2 PDE NA Boost PG 19 31 NC NA , NA , , , Not connected 19 33 NC NA , NA , , , Not connected 19 35 NC NA , NA , , , Not connected 19 37 NC NA , NA , , , Not connected 19 39 GND NA , ovo NA GROUND Ground 19 2 PVDD_LDOZE_2VE PMtc , 2va , , DEBUG Zigbee power suppty 19 4 PVDD_LDOZE_2VE PMtc , 2va , , DEBUG Zigbee power suppty 19 5 ZE_PC2 21GBEE 1va 4 DEBUG tTAG data out 19 a ZE_PCD 21GBEE 1va a DEBUG JTAG reset 19 1o ZE_PC3 21GBEE 1va 4 DEBUG JTAG data m 19 12 ZBJTCK 21GBEE 1va NA DEBUG tTAG TCK 19 14 ZE_PA4 21GBEE 1va 4 DEBUG tTAG mode setect 19 1e ZB_RSTn A/ZIGBEE | 1va 2 PDE DEBUG JTAG reset 19 1B ZE_PC4 21GBEE 1va 4 DEBUG GND 19 20 ZE_PA5 A/ZIGBEE | 1va 4 DEBUG GND 19 22 GND NA , ovo NA GROUND Ground 19 24 GND NA , ovo NA GROUND Ground 19 25 NC NA , NA , , , Not connected 19 23 NC NA , NA , , , Not connected 19 30 NC NA , NA , , , Not connected 19 32 NC NA , NA , , , Not connected 19 34 NC NA , NA , , , Not connected 19 35 NC NA , NA , , , Not connected 19 38 NC NA , NA , , , Not connected 19 40 GND NA , ovo NA GROUND Ground snusunu ARTIK" 26
Connector J9 (Debug)
Conn#
Pin#
Name
I/O Type
Default
Voltage
DS
[mA]
PUD*
Group
Function
J9
1
GND
NA
-
0V0
NA
GROUND
Ground
J9
3
GND
NA
-
0V0
NA
GROUND
Ground
J9
5
XjTCK
JTAG
-
1V8
NA
DEBUG
TCK
J9
7
XjTDI
JTAG
-
1V8
NA
DEBUG
TDI
J9
9
XjTDO
JTAG
-
1V8
NA
DEBUG
TDO
J9
11
XjTMS
JTAG
-
1V8
NA
DEBUG
TMS
J9
13
XjTRSTn
JTAG
-
1V8
NA
DEBUG
RSTn
J9
15
GND
NA
-
0V0
NA
GROUND
Ground
J9
17
DEBUG_RXD
A
UART_3_RXD
1V8
2
PUDD
USB
DEBUG RXD
J9
19
DEBUG_TXD
A
UART_3_TXD
1V8
2
PUDD
USB
DEBUG TXD
J9
21
GND
NA
-
0V0
NA
GROUND
Ground
J9
23
AP_32.768
PMIC
-
1V6*
NA
Wi-Fi/BT
32MHz clock signal
J9
25
HOST_BOOST5V_PG
A
I
1V8
2
PDE
NA
Host boost PG
J9
27
HOST_BOOST5V_EN
A
O
1V8
2
PDE
NA
Host boost Enable
J9
29
BOOST5V_PG
A
I
1V8
2
PDE
NA
Boost PG
J9
31
NC
NA
-
NA
-
-
-
Not connected
J9
33
NC
NA
-
NA
-
-
-
Not connected
J9
35
NC
NA
-
NA
-
-
-
Not connected
J9
37
NC
NA
-
NA
-
-
-
Not connected
J9
39
GND
NA
-
0V0
NA
GROUND
Ground
J9
2
PVDD_LDO28_2V8
PMIC
-
2V8
-
-
DEBUG
Zigbee power supply
J9
4
PVDD_LDO28_2V8
PMIC
-
2V8
-
-
DEBUG
Zigbee power supply
J9
6
ZB_PC2
ZIGBEE
1V8
4
DEBUG
JTAG data out
J9
8
ZB_PC0
ZIGBEE
1V8
8
DEBUG
JTAG reset
J9
10
ZB_PC3
ZIGBEE
1V8
4
DEBUG
JTAG data in
J9
12
ZB_JTCK
ZIGBEE
1V8
NA
DEBUG
JTAG TCK
J9
14
ZB_PA4
ZIGBEE
1V8
4
DEBUG
JTAG mode select
J9
16
ZB_RSTn
A/ZIGBEE
I
1V8
2
PDE
DEBUG
JTAG reset
J9
18
ZB_PC4
ZIGBEE
1V8
4
DEBUG
GPIO
J9
20
ZB_PA5
A/ZIGBEE
I
1V8
4
DEBUG
GPIO
J9
22
GND
NA
-
0V0
NA
GROUND
Ground
J9
24
GND
NA
-
0V0
NA
GROUND
Ground
J9
26
NC
NA
-
NA
-
-
-
Not connected
J9
28
NC
NA
-
NA
-
-
-
Not connected
J9
30
NC
NA
-
NA
-
-
-
Not connected
J9
32
NC
NA
-
NA
-
-
-
Not connected
J9
34
NC
NA
-
NA
-
-
-
Not connected
J9
36
NC
NA
-
NA
-
-
-
Not connected
J9
38
NC
NA
-
NA
-
-
-
Not connected
J9
40
GND
NA
-
0V0
NA
GROUND
Ground
Samsung SemiconductOI, Incv ARIIK I020 Module Data Sheet ARTIK 102020 MODULE FUNCTIONAL INTERFACES USB3.0 FUNCTIONAL INTERFACE Table 5. USBSD Functional Interface USB3.0 Comm Pindt Name IIO I/o Type voltage Group Function J3 20 DRD7VEU575ENSE70 I A Ivs usa3.o DRD,VBUS,SENSE,0 J3 60 XUSBSVBUSQO |/O USES.0 3V3 USB3.0 USB3.0 DRD (hanneIO J3 62 XUSB3|D070 |/O A/USB3.0/ADC ’lVS USB3.0 Identification USB3.0 DRD channel 0 USBZ.0 backward compatible P channel In USBZ.0 backward compatible M channel In J4 55 BOOST5V7EN O A ’lVS USB3.0 USE3.0 J4 77 UDRD37070VERCUR7U2 O USES.0 ’lVS USB3.0 Control for USB3.0 DRD Channel 0 J4 79 UDRD3707VBUSCTRL7U2 O USES.0 ’lVS USB3.0 Control for USB3.0 DRD Channel 0 J1 3i XUSB3RX0P70 O USES.0 IVO USB3.0 USES.0 DRD channel 0 recere plus J1 33 XUSB3RX0M70 O USES.0 ’lVO USB3.0 USB3.0 DRD Channel 0 receive minus J1 37 XUSE3TX0P70 O USES.0 ’lVO USB3.0 USE3.0 DRD channel 0 transmit plus J1 39 XUSB3TX0M70 O USES.0 IVO USB3.0 USBSD DRD channel 0 transmIt mIrIus AUDIO FUNCTIONAL INTERFACE Table 6, Audio Functional Interface Audio Comm Pindt Name no II!) Type voltage Group Function J3 35 XElNT727 | A 1V8 AUDlO JACKiDET J3 67 XCLKOUT 0 NA 1V8 AUDlO 24MHZ CDCLK J3 75 XIZC’LSCL O A 1V8 Wi-Fi/BT/AUDlO SCL for BTaudio J3 77 XIZC’LSDA O A 1V8 Wi-Fi/BT/AUDlO SDA for BTaudio J3 72 XAUdIZSOSDO O A 1V8 Wi-Fi/BT/AUDlO Audio 500 J3 74 XAudiZSOSDI | A 1V8 ' 'IBT/AUDlO Audio SDI J3 76 XAudiZSOSCLK O A 1V8 Audio SCLK J3 78 xAudiZSOLRCK O A 1V8 Wi-Fi/BT/AUDlO Audio LRCK J3 80 XAudiZSOCDCLK O A 1V8 Wi-Fi/BT/AUDlO Audio DCLK UARTS FUNCTIONAL INTERFACE Table 7, UARTS Functional Interface UARTS Comm Pinx Name no no Type voltage Group Function J3 25 XElNTi’l 8 l A 1V8 UARTS XUARTiRST J3 27 XElNTJO l A 1V8 UARTS XUARTJRQ J3 49 XUARTisCLK I/O A 1V8 UARTS GENERIC UART SCLK snusunu ARTIK" 27
This section describes the functional interfaces that can be found on the ARTIK 1020 Module. It is a subset of
what is described in the previous section and as such not all pins will be described.
USB3.0
Conn#
Pin#
Name
I/O
I/O Type
Voltage
Group
Function
J3
20
DRD_VBUS_SENSE_0
I
A
1V8
USB3.0
DRD_VBUS_SENSE_0
J3
60
XUSB3VBUS0_0
I/O
USB3.0
3V3
USB3.0
USB3.0 DRD channel 0
J3
62
XUSB3ID0_0
I/O
A/USB3.0/ADC
1V8
USB3.0
Identification USB3.0 DRD channel 0
J3
66
XUSB3DP0_0
O
USB3.0
3V3
USB3.0
USB2.0 backward compatible P channel in
USB3.0
J3
68
XUSB3DM0_0
O
USB3.0
3V3
USB3.0
USB2.0 backward compatible M channel in
USB3.0
J4
55
BOOST5V_EN
O
A
1V8
USB3.0
USB3.0
J4
77
UDRD3_0_OVERCUR_U2
O
USB3.0
1V8
USB3.0
Control for USB3.0 DRD channel 0
J4
79
UDRD3_0_VBUSCTRL_U2
O
USB3.0
1V8
USB3.0
Control for USB3.0 DRD channel 0
J1
31
XUSB3RX0P_0
O
USB3.0
1V0
USB3.0
USB3.0 DRD channel 0 receive plus
J1
33
XUSB3RX0M_0
O
USB3.0
1V0
USB3.0
USB3.0 DRD channel 0 receive minus
J1
37
XUSB3TX0P_0
O
USB3.0
1V0
USB3.0
USB3.0 DRD channel 0 transmit plus
J1
39
XUSB3TX0M_0
O
USB3.0
1V0
USB3.0
USB3.0 DRD channel 0 transmit minus
Audio
Conn#
Pin#
Name
I/O
I/O Type
Voltage
Group
Function
J3
35
XEINT_27
I
A
1V8
AUDIO
JACK_DET
J3
67
XCLKOUT
O
NA
1V8
AUDIO
24MHz CDCLK
J3
75
Xi2c1_SCL
O
A
1V8
Wi-Fi/BT/AUDIO
SCL for BT audio
J3
77
Xi2c1_SDA
O
A
1V8
Wi-Fi/BT/AUDIO
SDA for BT audio
J3
72
xAudi2s0SDO
O
A
1V8
Wi-Fi/BT/AUDIO
Audio SDO
J3
74
xAudi2s0SDI
I
A
1V8
Wi-Fi/BT/AUDIO
Audio SDI
J3
76
xAudi2s0SCLK
O
A
1V8
Wi-Fi/BT/AUDIO
Audio SCLK
J3
78
xAudi2s0LRCK
O
A
1V8
Wi-Fi/BT/AUDIO
Audio LRCK
J3
80
xAudi2s0CDCLK
O
A
1V8
Wi-Fi/BT/AUDIO
Audio DCLK
J4
7
CODEC_PDN
A
1V8
Wi-Fi/BT/AUDIO
Codec Power
Down
UARTS
Conn#
Pin#
Name
I/O
I/O Type
Voltage
Group
Function
J3
25
XEINT_18
I
A
1V8
UARTS
XUART_RST
J3
27
XEINT_20
I
A
1V8
UARTS
XUART_IRQ
J3
49
XUART_SCLK
I/O
A
1V8
UARTS
GENERIC UART SCLK
Samsung SechonducLoJ, Incv ARIIK 1020 Module Data Shoal UARTS Comm Pimf Name 1/0 1/0 Type voltage Group Function J3 51 XUARTJMOSI 1/0 A 1V8 UARTS GENERIC UART M051 J3 53 XUARTJMJSO 1/0 A 1V8 UARTS GENERIC UART M150 J3 55 XUARTJCS 1/0 A 1V8 UARTS GENERJC UART C5 CAMERA FUNCTIONAL INTERFACE TabJe 8. CAMERA FunctionaJ Interface CAMERA Comm Pimf Name 1/0 1/0 Type Voltage Group Function J3 47 XGP|O1 0 A 1vs CAMERA Power down J3 38 XCISJMCLK 0 A 1vs CAMERA MCLK J3 40 GP106/XT71NT156 0 A 1vs CAMERA MCLK J4 1 MAJNCAMJRESET J A 1vs CAMERA Reset J4 3 CAMJELASHJEN 0 A 1vs CAMERA Flash J4 5 CAMJELASHJTORCH 0 A 1vs CAMERA Flash torch J4 17 VTCAMJRE5ET J A 1vs CAMERA Reset J4 19 x159275DA J A 1vs CAMERA SDA J4 21 XJSP2JSCL J A 1vs CAMERA 5CL J4 25 XMIPHSDNO J MJPI 1vo CAMERA CSI1SDNOCHANNELO J4 27 XM|P|1SDPO J MJPI 1vo CAMERA C511 SDPO CHANNEL 0 J4 31 XM|P|1SDN1 J MJPI 1vo CAMERA CSI1SDN1CHANNEL1 J4 33 XMIPJTSDP1 J MJPI 1vo CAMERA C511 SDP1 CHANNEL1 J4 37 XM|P|1SDNCLK 0 MJPI 1vo CAMERA C511 SDNCLK J4 39 XMIPHSDPCLK 0 MJPI 1vo CAMERA C511 SDPCLK J4 49 XJSPOJSCL J A 1vs CAMERA 5CL J4 54 XMIPIOSDNO J MJPI 1vo CAMERA C510 DNO CHANNELO J4 56 XMIPIOSDPO J MJPI 1vo CAMERA C510 DPO CHANNELO J4 60 XMIPIOSDN1 J MJPI 1vo CAMERA C510 DN1 CHANNEL 1 J4 62 XMIPIOSDW J MJPI 1vo CAMERA C510 DJ>1 CHANNEL1 J4 66 XMIPIOSDNZ J MJPI 1vo CAMERA C510 DN2 CHANNEL2 J4 68 XMIPIOSDPZ J MJPI 1vo CAMERA C510 DPZ CHANNELZ J4 72 XMIPIOSDN3 J MJPI 1vo CAMERA C510 DN3 CHANNEL3 J4 74 XMIPIOSDP3 J MJPI 1vo CAMERA C510 DP3 CHANNEL3 J4 78 XMJPJOSDPCLK 0 MJPI 1vo CAMERA C510 PCLK J4 80 XMIPIOSDNCLK 0 MJPI 1vo CAMERA C510 NCLK J1 26 XGPIOZ 1/0 A 1vs CAMERA GENERIC GPIO SD CARD FUNCTIONAL INTERFACE TabJe 9. SD Card Functional Interface SD CARD Comm Pimf Name 1/0 1/0 Type Voltage Group Function J4 32 XMMCZCDN J B 2vs 50 CARD CDN Card detect J4 34 XM MCZCLK 0 B 2vs 50 CARD CLK J4 36 XMMCZCMD 1/0 B 2vs 50 CARD CMD J4 38 XMMCZDATAO 1/0 B 2vs 50 CARD DATAO J4 40 XMMCZDATA1 1/0 B 2vs 50 CARD DATA1 snusunu ARTIK" 28
UARTS
Conn#
Pin#
Name
I/O
I/O Type
Voltage
Group
Function
J3
51
XUART_MOSI
I/O
A
1V8
UARTS
GENERIC UART MOSI
J3
53
XUART_MISO
I/O
A
1V8
UARTS
GENERIC UART MISO
J3
55
XUART_CS
I/O
A
1V8
UARTS
GENERIC UART CS
SD CARD
Conn#
Pin#
Name
I/O
I/O Type
Voltage
Group
Function
J4
32
XMMC2CDN
I
B
2V8
SD CARD
CDN card detect
J4
34
XMMC2CLK
O
B
2V8
SD CARD
CLK
J4
36
XMMC2CMD
I/O
B
2V8
SD CARD
CMD
J4
38
XMMC2DATA0
I/O
B
2V8
SD CARD
DATA0
J4
40
XMMC2DATA1
I/O
B
2V8
SD CARD
DATA1
CAMERA
Conn#
Pin#
Name
I/O
I/O Type
Voltage
Group
Function
J3
47
XGPIO1
O
A
1V8
CAMERA
Power down
J3
38
XCIS_MCLK
O
A
1V8
CAMERA
MCLK
J3
40
GPIO6/XT_INT156
O
A
1V8
CAMERA
MCLK
J4
1
MAINCAM_RESET
I
A
1V8
CAMERA
Reset
J4
3
CAM_FLASH_EN
O
A
1V8
CAMERA
Flash
J4
5
CAM_FLASH_TORCH
O
A
1V8
CAMERA
Flash torch
J4
17
VTCAM_RESET
I
A
1V8
CAMERA
Reset
J4
19
XISP2_SDA
I
A
1V8
CAMERA
SDA
J4
21
XISP2_SCL
I
A
1V8
CAMERA
SCL
J4
25
XMIPI1SDN0
I
MIPI
1V0
CAMERA
CSI1 SDN0 CHANNEL 0
J4
27
XMIPI1SDP0
I
MIPI
1V0
CAMERA
CSI1 SDP0 CHANNEL 0
J4
31
XMIPI1SDN1
I
MIPI
1V0
CAMERA
CSI1 SDN1 CHANNEL 1
J4
33
XMIPI1SDP1
I
MIPI
1V0
CAMERA
CSI1 SDP1 CHANNEL 1
J4
37
XMIPI1SDNCLK
O
MIPI
1V0
CAMERA
CSI1 SDNCLK
J4
39
XMIPI1SDPCLK
O
MIPI
1V0
CAMERA
CSI1 SDPCLK
J4
49
XISP0_SCL
I
A
1V8
CAMERA
SCL
J4
51
XISP0_SDA
I
A
1V8
CAMERA
SDA
J4
54
XMIPI0SDN0
I
MIPI
1V0
CAMERA
CSI0 DN0 CHANNEL 0
J4
56
XMIPI0SDP0
I
MIPI
1V0
CAMERA
CSI0 DP0 CHANNEL 0
J4
60
XMIPI0SDN1
I
MIPI
1V0
CAMERA
CSI0 DN1 CHANNEL 1
J4
62
XMIPI0SDP1
I
MIPI
1V0
CAMERA
CSI0 DP1 CHANNEL 1
J4
66
XMIPI0SDN2
I
MIPI
1V0
CAMERA
CSI0 DN2 CHANNEL 2
J4
68
XMIPI0SDP2
I
MIPI
1V0
CAMERA
CSI0 DP2 CHANNEL 2
J4
72
XMIPI0SDN3
I
MIPI
1V0
CAMERA
CSI0 DN3 CHANNEL 3
J4
74
XMIPI0SDP3
I
MIPI
1V0
CAMERA
CSI0 DP3 CHANNEL 3
J4
78
XMIPI0SDPCLK
O
MIPI
1V0
CAMERA
CSI0 PCLK
J4
80
XMIPI0SDNCLK
O
MIPI
1V0
CAMERA
CSI0 NCLK
J1
26
XGPIO2
I/O
A
1V8
CAMERA
GENERIC GPIO
Samsung Semiconduclm, Incv ARIIK 1020 Module Dam Shoal SD CARD Connit Pimf Name IIO I/o Type voltage Group Function J4 42 XMMCZDATAZ I/O B zvs SD CARD DATA2 J4 44 XMMCZDATA3 I/O B zvs SD CARD DATA3 POWER/RESET FUNCTIONAL INTERFACE TabIeIO. Power/Reset Functional Interface Power/Reset Connit Firm Name m) II!) Type voltage Group Function J3 23 XEINTJ 7 I A Ivs POWER/RESET CHGJIRQ J3 39 viADPJSENSE ? A Ivs POWER/RESET VJADPJSENSE SDMMCJCH2 or eMMC447CH0 SDMMCJCH2 or eMMC447CH0 J3 7i XIZC075CL 0 A Ivs POWER/RESET SCL J3 73 XIZC075DA 0 A Ivs POWER/RESET SDC J3 16 PWRJKEV | PMIC IVS POWER/RESET Power on, high active POWER/RESET/ARDUIN J4 63 CHGJSDAJI .sv I A Ivs POWER/RESET Change I2C to Ivs Signaling J4 65 CHGJSCLJI .sv I A Ivs POWER/RESET Change I2C to Ivs Signaling J4 46 GPIOC40 I B 2vs POWER/RESET GPIO LCD FUNCTIONAL INTERFACE Tabie11. LCD Functional Interface LCD Connit Fina! Name In) IIO Type voltage Group Function J3 I5 XEINU 2 I/O A Ivs LCD MIPI error detection J3 29 XEINT72I I A Ivs LCD TPJRST J3 31 XEINT724 I A Ivs LCD TPJINT J4 57 LCDJRST I A Ivs LCD Reset J4 59 XIZcSJSDA 0 A Ivs LCD SCL J4 61 XIZcSJSCL 0 A Ivs LCD SDA J4 2 XMIPHMDNO 0 MIPI Ivo LCD DSII DNo CHANNELo J4 4 XMIRIIMDPO 0 MIPI Ivo LCD DSI1DPOCHANNELO J4 8 XMIPIIMDNI 0 MIPI Ivo LCD DSII DNI CHANNELI J4 I0 XMIRIIMDPI 0 MIPI Ivo LCD DSI1DP1CHANNELJ J4 I4 XMIPHMDPZ 0 MIPI Ivo LCD DSI1DP2CHANNEL2 J4 I6 XMIPHMDNZ 0 MIPI Ivo LCD DSII DN2 CHANNEL2 J4 20 XMIPI1MDN3 0 MIPI Ivo LCD DSII DN3 CHANNEL3 J4 22 XMIRIIMDP3 0 MIPI Ivo LCD DSI1DP3CHANNEL3 J4 26 XMIPHMDNCLK 0 MIPI Ivo LCD DSII NCLK J4 28 XMIPIIMDRCLK 0 MIPI Ivo LCD DS|1 PCLK snusunu ARTIK" 29
SD CARD
Conn#
Pin#
Name
I/O
I/O Type
Voltage
Group
Function
J4
42
XMMC2DATA2
I/O
B
2V8
SD CARD
DATA2
J4
44
XMMC2DATA3
I/O
B
2V8
SD CARD
DATA3
LCD
Conn#
Pin#
Name
I/O
I/O Type
Voltage
Group
Function
J3
15
XEINT_12
I/O
A
1V8
LCD
MIPI error detection
J3
29
XEINT_21
I
A
1V8
LCD
TP_RST
J3
31
XEINT_24
I
A
1V8
LCD
TP_INT
J4
57
LCD_RST
I
A
1V8
LCD
Reset
J4
59
Xi2c8_SDA
O
A
1V8
LCD
SCL
J4
61
Xi2c8_SCL
O
A
1V8
LCD
SDA
J4
2
XMIPI1MDN0
O
MIPI
1V0
LCD
DSI1 DN0 CHANNEL 0
J4
4
XMIPI1MDP0
O
MIPI
1V0
LCD
DSI1 DP0 CHANNEL 0
J4
8
XMIPI1MDN1
O
MIPI
1V0
LCD
DSI1 DN1 CHANNEL 1
J4
10
XMIPI1MDP1
O
MIPI
1V0
LCD
DSI1 DP1 CHANNEL 1
J4
14
XMIPI1MDP2
O
MIPI
1V0
LCD
DSI1 DP2 CHANNEL 2
J4
16
XMIPI1MDN2
O
MIPI
1V0
LCD
DSI1 DN2 CHANNEL 2
J4
20
XMIPI1MDN3
O
MIPI
1V0
LCD
DSI1 DN3 CHANNEL 3
J4
22
XMIPI1MDP3
O
MIPI
1V0
LCD
DSI1 DP3 CHANNEL 3
J4
26
XMIPI1MDNCLK
O
MIPI
1V0
LCD
DSI1 NCLK
J4
28
XMIPI1MDPCLK
O
MIPI
1V0
LCD
DSI1 PCLK
Power/Reset
Conn#
Pin#
Name
I/O
I/O Type
Voltage
Group
Function
J3
23
XEINT_17
I
A
1V8
POWER/RESET
CHG_IRQ
J3
39
V_ADP_SENSE
?
A
1V8
POWER/RESET
V_ADP_SENSE
J3
43
XOM2
I
PROCESSOR
1V8
POWER/RESET
SDMMC_CH2 or eMMC44_CH0
boot
J3
45
XOM3
I
PROCESSOR
1V8
POWER/RESET
SDMMC_CH2 or eMMC44_CH0
boot
J3
71
Xi2c0_SCL
O
A
1V8
POWER/RESET
SCL
J3
73
Xi2c0_SDA
O
A
1V8
POWER/RESET
SDC
J3
16
PWR_KEY
I
PMIC
1V8
POWER/RESET
Power on, high active
J4
43
MRNRESET
O
PROCESSOR
/PMIC
1V8
POWER/RESET/ARDUIN
O/
SENSOR/Wi-Fi/BT
PMIC resets Processor Subsystem
J4
63
<