DS1050 Datasheet by Maxim Integrated

View All Related Products | Download PDF Datasheet
a: DALLAS ' SEMICONDUCTOR —
1 of 17 072701
FEATURES
§ Single 5-bit, programmable, pulse-width
modulator (PWM)
§ Adjustable Duty Cycle: 0% to 100%
§ 2.7V to 5.5V Operation
§ Standard Frequency Values:
1kHz, 5kHz, 10kHz, and 25kHz
§ 2-Wire Addressable Interface
§ Packages: 8-Pin (150-mil) SOIC and 8-Pin
(118-mil) mSOP
§ Operating Temperature: -40oC to +85oC
ORDERING INFORMATION
DS1050Z-001 1kHz 8-Pin 150-mil SOIC
DS1050Z-005 5kHz 8-Pin 150-mil SOIC
DS1050Z-010 10kHz 8-Pin 150-mil SOIC
DS1050Z-025 25kHz 8-Pin 150 mil SOIC
DS1050U-001 1kHz 8-Pin 118-mil mSOP
DS1050U-005 5kHz 8-Pin 118-mil mSOP
DS1050U-010 10kHz 8-Pin 118-mil mSOP
DS1050U-025 25kHz 8-Pin 118-mil µSOP
PIN ASSIGNMENT
PIN DESCRIPTION
VCC - 2.7V to 5.5V Power Supply
PWMO- PWM Ouput
A0, A1, A2 - Device Address
SDA - Serial Data I/O
SCL - Serial Clock Input
GND - Ground
DESCRIPTION
The DS1050 is a programmable, 5-bit, pulse-width modulator featuring a 2-wire addressable controlled
interface. The DS1050 operates from power supplies ranging from 2.7V up to 5.5V. The PWM output
provides a signal that swings from 0V to VCC. The DS1050 requires a typical operating current of 50mA
and a programmable shutdown supply current of 1mA.
Four standard PWM output frequencies are offered and include 1kHz, 5kHz, 10kHz, and 25kHz. The
2-wire addressable interface allows operation of multiple devices on a single 2-wire bus and provides
compatibility with other Dallas Semiconductor 2-wire devices such as real-time clocks (RTCs), digital
thermometers, and digital potentiometers.
The device is ideal for low-cost LCD contrast and/or brightness control, power supply voltage
adjustment, and battery charging or current adjustment. The DS1050 is offered in standard integrated
circuit packaging including the 8-pin (150-mil) SOIC and space-saving 8-pin (118-mil) mSOP.
SCL
SDA
A
0
A
1
A
2
VCC
GND PWMo
6
7
8
5
3
2
1
4
8-Pin 150-mil SOIC
8-Pin 118-mil mSOP
DS1050
5-Bit, Programmable, Pulse-
Width Modulator: 1kHz, 5kHz, 10kHz, and 25kHz
www.maxim-ic.com
DS1050
2 of 17
OPERATION
Interface protocol is simplified to an 8-bit control byte and 8-bit data byte. Information can be read or
written to the DS1050 including a commanded shutdown operation.
Power-Up Configuration
The DS1050 powers-up to half-scale (10000B) providing 50% duty-cycle. In this mode, the DS1050 can
be used as a standalone oscillator of the frequency specified. Once powered, the PWM output can be
changed via the 2-wire addressable serial port.
Pin Description
Vcc – Power supply terminal. The DS1050 will support operation from power supply voltages ranging
from +2.7 volts to +5.5 volts.
GND – Ground terminal.
PWMO – Pulse-width modulated output. This output is a square-wave having amplitudes from 0 volts to
VCC. The duty cycle of this output is governed by a 5-bit control register. Output duty cycles range from
0% to 96.88%. An additional command sequence will provide a 100% duty cycle or “full-on.”
SCL – Serial clock input.
SDA – Serial bi-directional data I/O.
A0, A1, A2 – Device address (chip selects).
2-Wire Addressable Serial Port Control
The 2-wire serial port interface supports a bi-directional data transmission protocol with device
addressing. A device that sends data on the bus is defined as a transmitter, and a device receiving data as
a receiver. The device that controls the message is called a “master.” The devices that are controlled by
the master are “slaves.” The bus must be controlled by a master device that generates the serial clock
(SCL), controls the bus access, and generates the START and STOP conditions. The DS1050 operates as
a slave on the 2-wire bus. Connections to the bus are made via the open-drain I/O lines SDA and SCL.
The following I/O terminals control the 2-wire serial port: SDA, SCL, A0, A1, and A2. A 2-wire serial
port overview and timing diagrams for the 2-wire serial port can be found in Figures 2 and 5,
respectively. Timing information for the 2-wire serial port is provided in the “AC Electrical
Characteristics” table for 2-wire serial communications.
DS1050
3 of 17
The following bus protocol has been defined (see Figure 2).
§ Data transfer may be initiated only when the bus is not busy.
§ During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in
the data line while the clock line is high will be interpreted as control signals.
Accordingly, the following bus conditions have been defined:
Bus not busy: Both data and clock lines remain HIGH.
Start data transfer: A change in the state of the data line from HIGH to LOW while the clock is HIGH,
defines a START condition.
Stop data transfer: A change in the state of the data line from LOW to HIGH while the clock line is
HIGH defines the STOP condition.
Data valid: The state of the data line represents valid data when, after a START condition, the data line
is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed
during the LOW period of the clock signal. There is one clock pulse per bit of data. Figure 2 details how
data transfer is accomplished on the 2-wire bus. Depending upon the state of the R/W bit, two types of
data transfer are possible.
Each data transfer is initiated with a START condition and terminated with a STOP condition. The
number of data bytes transferred between START and STOP conditions is not limited and is determined
by the master device. The information is transferred byte-wise and each receiver acknowledges with a
ninth bit.
Within the bus specifications, a regular mode (100kHz clock rate) and a fast mode (400kHz clock rate)
are defined. The DS1050 works in both modes.
Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the
reception of each byte. The master device must generate an extra clock pulse that is associated with this
acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Of
course, setup and hold times must be taken into account. A master must signal an end of data to the slave
by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case,
the slave must leave the data line HIGH to enable the master to generate the STOP condition.
1. Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the
master is the command/control byte. Next follows a number of data bytes. The slave returns an
“acknowledge” bit after each received byte.
2. Data transfer from a slave transmitter to a master receiver. The first byte (the command/control
byte) is transmitted by the master. The slave then returns an acknowledge bit. Next follows a number
of data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all
received bytes other than the last byte. At the end of the last received byte, a “not acknowledge” is
returned.
DS1050
4 of 17
The master device generates all serial clock pulses and the START and STOP conditions. A transfer is
ended with a STOP condition or with a repeated START condition. Since a repeated START condition is
also the beginning of the next serial transfer, the bus will not be released.
The DS1050 may operate in the following two modes:
1. Slave receiver mode: Serial data and clock are received through SDA and SCL, respectively. After
each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized
as the beginning and end of a serial transfer. Address recognition is performed by hardware after
reception of the slave (device) address and direction bit.
2. Slave transmitter mode: The first byte is received and handled as in the slave receiver mode.
However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data
is transmitted on SDA by the DS1050 while the serial clock is input on SCL. START and STOP
conditions are recognized as the beginning and end of a serial transfer.
SLAVE ADDRESS
A command/control byte is the first byte received following the START condition from the master
device. The command/control byte consists of a four-bit control code. For the DS1050, this is set as 0101
binary for read/write operations. The next three bits of the command/control byte are the device select
bits or slave address (A2, A1, A0). They are used by the master device to select which of eight possible
devices is to be accessed. When reading or writing the DS1050, the device select bits must match the
device select pins (A2, A1, A0). The last bit of the command/control byte (R/W) defines the operation to
be performed. When set to a one a read operation is selected, and when set to a zero a write operation is
selected. The command control byte is presented in Figure 3.
Following the START condition, the DS1050 monitors the SDA bus checking the device type identifier
being transmitted. Upon receiving the 0101 control code, the appropriate device address bits, and the
read/write bit, the slave device outputs an “acknowledge” signal on the SDA line.
COMMAND AND PROTOCOL
The command and protocol structure of the DS1050 allows the user to read or write the PWM
configuration register or place the device in a low-current state (shut-down mode) and recall the device
from a low-current state. Additionally, the 2-wire command/protocol structure of the DS1050 will support
eight different devices that can be uniquely controlled.
Figure 4a, b, c, d, & e show the five different command and protocol bytes for the DS1050. These include
the following command operations: 1) Set PWM duty cycle, 2) Set PWM duty cycle 100%, 3) Set
shutdown mode, 4) Set recall mode, 5) Read PWM configuration register.
The command operation “Set PWM Duty Cycle” is used to configure the output duty cycle of the device.
The DS1050 has a 5-bit resolution and is capable of setting the duty cycle output from 0% up to 96.88%
in steps of 3.125%. A binary value of (00000B) sets the duty cycle output at 0% while a binary value of
(11111B) sets the duty cycle output at 96.88%.
The command operation “Set PWM Duty Cycle 100%” is used to configure the output duty cycle of the
device to a “full-on.” This command is provided in addition to the Set PWM Duty Cycle command for
flexibility and convenience in total duty cycle coverage. It allows the user to provide a total duty cycle
range from 0% to 100%.
DS1050
5 of 17
The command operation “Set Shutdown Mode” is used to provide a low-current (inactive state) state for
the DS1050. When in a low-current state the DS1050 will draw currents less than or equal to 1mA. The
PWMO output will be high impedance.
The command operation “Set Recall Mode” is used to recall the DS1050 from a low-current state. The
value of the PWMO output is recalled to that prior to initiating a “Set shutdown mode” command.
The “Read PWM Duty Cycle” command is used to read the current setting of the PWM configuration
register. Information returned by this command includes PWM output value as well as whether the device
is in a shutdown configuration.
PWM data values and control/command values are always transmitted most significant bit (MSB) first.
During communications, the receiving unit always generates the “acknowledge.”
READING THE DS1050
As shown in Figure 4e, the DS1050 provides one read command operation. This operation allows the
user to read the current setting of the PWM configuration register. Specifically, the R/W bit of the
command/control byte is set equal to a 1 for a read operation. Communication to read the DS1050 begins
with a START condition which is issued by the master device. The command/control byte from the
master device will follow the START condition. Once the command/control byte has been received by
the DS1050, the part will respond with an ACKNOWLEDGE. The read/write bit of the command/control
byte, as stated, should be set equal to 1 for reading the DS1050.
When the master has received the ACKNOWLEDGE from the DS1050, the master can then begin to
receive the PWM configuration register data. As mentioned this data will be transmitted MSB first. Once
the eight bits of the PWM configuration register have been transmitted, the master will need to issue an
ACKNOWLEDGE, unless it is the only byte to be read, in which case the master issues a NOT
ACKNOWLEDGE. If desired the master may stop the communication transfer at this point by issuing the
STOP condition. Final communication transfer is terminated by issuing the STOP command. Again, the
flow of the read operation is presented in Figure 4e.
WRITING THE DS1050
A data flow diagram for writing the DS1050 is shown in Figures 4a, b, c, and d. The DS1050 has three
write commands that are used to change the PWM configuration register or the shutdown and recall mode
of the device.
All the write operations begin with a START condition. Following the START condition, the master
device will issue the command/control byte. The read/write bit of the command/control byte will be set to
“0” for writing the DS1050. Once the command/control byte has been issued and the master receives the
acknowledgment from the DS1050, PWM configuration data is transmitted to the DS1050 by the master
device.
A data byte for the DS1050 will contain PWM configuration data and shutdown/recall command data.
The five least significant bits of data specify the PWM configuration value while the three most
significant bits specify the whether the device is to be shutdown or recalled. When the DS1050 has
received the data byte, it will respond with an ACKNOWLEDGE. At this point, the new PWM
configuration register value and shutdown/recall command value will be updated in the DS1050. The
master device, after the receipt of the ACKNOWLEDGE, can continue to transmit additional data bytes
DS1050
6 of 17
or if the transaction is complete respond with the STOP condition. The 2-wire serial timing diagram is
presented in Figure 5.
0° +85° Vcc VL'f‘ 0° +85° Vcc IH Vrc VL'f‘ lL Vrr < vcc="" m="" in="" 10l="">
DS1050
7 of 17
ABSOLUTE MAXIMUM RATINGS*
Voltage on Any Pin Relative to Ground -0.3V to +6.0V
Operating Temperature -40oC to +85oC
Storage Temperature -55oC to +125oC
Soldering Temperature See J-STD-020A specification
* This is a stress rating only and functional operation of the device at these or any other conditions above
those conditions indicated in the operation section of the specification is not implied. Exposure to
absolute maximum rating conditions for extended periods of time may affect reliability.
RECOMMENDED DC OPERATING CONDITIONS
(-40°C to +85°C; VCC = 2.7V to 5.5V)
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
Supply voltage VCC +2.7 +5.5 V 1
DC ELECTRICAL CHARACTERISTICS (-40°C to +85°C; VCC = 2.7V to 5.5V)
PARAMETER SYMBOL CONDITION MIN TYP MAX UNITS NOTES
Active Supply
Current
ICC 50 85 mA2
Input Leakage ILI +1 mA
Input Logic 1 VIH 0.7 VCC VCC+0.3 V 3, 4
Input Logic 0 VIL GND-0.3 0.3 VCC V 3, 4
Input Current Each
I/O Pin
0.4<VI/O<0.9
VCC
-10 10 mA
Standby Current ISTBY 0.1 1 mA5
LOW Level Ouput
Voltage (SDA)
VOL1
VOL2
3mA Sink
Current
6mA Sink
Current
0.0
0.0
0.4
0.6
V
V
I/O Capacitance CI/O 10 pF
PWM Output
Currents
IOH
IOL
VCC - 0.4
0.4
2
3
mA
mA
00 +850 VCC 00 +850 VCC
DS1050
8 of 17
AC ELECTRICAL CHARACTERISTICS (-40°C to +85°C; VCC = 2.7V to 5.5V)
PARAMETER SYMBOL CONDITION MIN TYP MAX UNITS NOTES
SCL Clock
Frequency
fSCL Fast Mode
Standard Mode
0
0
400
100
kHz 6
Bus Free Time
Between STOP and
START Condition
tBUF Fast Mode
Standard Mode
1.3
4.7
ms6
Hold Time
(Repeated) START
Condition
tHD:STA Fast Mode
Standard Mode
0.6
4.0
ms7, 6
Low Period of SCL
Clock
tLOW Fast Mode
Standard Mode
1.3
4.7
ms6
High Period of SCL
Clock
tHIGH Fast Mode
Standard Mode
0.6
4.0
ms6
Data Hold Time tHD:DAT Fast Mode
Standard Mode
0
0
0.9 ms6, 8, 9
Data Set-Up Time tSU:DAT Fast Mode
Standard Mode
100
250
ns 6
Rise Time of Both
SDA and SCL
Signals
tRFast Mode
Standard Mode
20+0.1CB300
1000
ns 10
Fall Time of Both
SDA and SCL
Signals
tFFast Mode
Standard Mode
20+0.1CB300
300
ns 10
Set-Up Time for
STOP Condition
tSU:STO Fast Mode
Standard Mode
0.6
4.0
ms
Capacitive Load for
Each Bus Line
CB Fast Mode
Standard Mode
400 pF 10
PWM Output
Change
tPWMoFast Mode
Standard Mode
2 periods 11
AC ELECTRICAL CHARACTERISTICS (-40°C to +85°C; VCC = 2.7V to 5.5V)
PARAMETER SYMBOL CONDITION MIN TYP MAX UNITS NOTES
Output Frequency
Tolerance
-20 +20 % 12
Output Impedance 200 W
Absolute Linearity -0.5 +0.5 LSB 14
Relative Linearity -0.25 +0.25 LSB 15
Resolution 5 Bits 13
Frequency
Temperature
Coefficient
±200 ppm/ºC
Frequency Voltage
Coefficient
1.5 % per
V
DS1050
9 of 17
NOTES:
1. All voltages are referenced to ground.
2. ICC specified with outputs open.
3. I/O pins of fast mode devices must not obstruct the SDA and SCL lines if VCC is switched off.
4. Address Inputs, A0, A1, and A2, should be tied to either VCC or GND depending on the desired
address selections.
5. ISTBY specified for VCC between 3.0V and 5.0V, control port logic pins are driven to the appropriate
logic levels.
6. A fast mode device can be used in a standard mode system, but the requirement
tSU:DAT > 250ns must then be met. This will automatically be the case if the device does not stretch
the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal,
it must output the next data bit to the SDA line tRMAX + tSU:DAT = 1000 + 250=1250ns before the SCL
line is released.
7. After this period, the first clock pulse is generated.
8. The maximum tSU:DAT has only to be met if the device does not stretch the LOW period (tLOW) of the
SCL signal.
9. A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the
VIH MIN of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
10. CB – total capacitance of one bus line in picofarads, timing referenced to (0.9)(VCC) and (0.1)(VCC).
11. A PWM output duty cycle change will occur with 2 periods of the output frequency when a change is
initiated.
12. The absolute frequency output of the PWM can be expected to fall within a ±20% range from the
nominal specified value of the device.
13. The DS1050 is a 5-bit PWM. The output duty cycles of the device range from 0% to 100% in step
sizes of 3.125%. The “Set PWM Duty Cycle 100%” allows the PWM output to be set to full-on.
14. Absolute Linearity is used to compare measured duty cycle against expected duty cycle as
determined by the DAC setting. The DS1050 is specified to provide an absolute linearity of ±0.5
LSB.
15. Relative Linearity is used to determine the change in duty cycle between adjacent or successive duty
cycle settings. The DS1050 is specified to provide a relative linearity specification of ±0.25 LSB.
DS1050
10 of 17
BLOCK DIAGRAM Figure 1
2-WIRE ADDRESSABLE SERIAL PORT OVERVIEW Figure 2
repeated if more bytes
are transferred
acknowledgement
signal from receiver
SCL
SDA
12 678
ACK
slave address
Start
Condition
9
Stop Condition
or repeated
Start Condi ti on
acknowledgement
signal from receiver
9
128
3-7
ACK
r/w
direction
bit
msb
COMMAND/CONTROL BYTE Figure 3
Serial Port
CONTROL LOGIC
OSCILLATOR
SCL
A2
A1
A0
SDA
DRIVER
vcc
GND
SHUTDOWN
CONTROL
CIRCUITRY
PWMO
Device
Identifie
r
Device
A
ddress
Read/Write
Bit
1
A
1
A
0
0 0
A
2r/w 1
msb lsb
DS1050
11 of 17
DS1050 COMMANDS AND PROTOCOL Figure 4
MSB LSB
S
T
A
R
T
A0A1A210100
R/W=0
CONTROL
BYTE
MSB LSB
PWM
DATABYTE
00 Don't Care1
MSB LSB
A0A1A210100
R/W=0
CONTROL
BYTE
MSB LSB
PWM
DATABYTE
11 Don't Care
0
SET SHUT-DOWN MODE
MSB LSB
A0A1A210101
R/W=1
CONTROL
BYTE
MSB LSB
PWM
DATABYTE
00 PWM-DATA
0
READ PWM DUTY CYCLE
MSB LSB
A0A1A210100
R/W=0
CONTROL
BYTE
MSB LSB
PWM
DATABYTE
10 Don't Care0
RECALL MODE
(e)
(d)
(c)
(b)
S
T
A
R
T
S
T
A
R
T
S
T
A
R
T
S
T
A
R
T
S
T
O
P
S
T
O
P
S
T
O
P
S
T
O
P
MSB LSB
S
A
A0A1A210100
R/W=0
CONTROL
BYTE
MSB LSB
PWM
DATABYTE
00 PWM Data0
SET PWM DUTY CYCLE
(a)
S
T
A
R
T
S
T
A
R
T
S
T
O
P
C
K
C
K
C
K
C
K
C
K
' Lg
DS1050
12 of 17
2-WIRE SERIAL DIAGRAMS Figure 5
t
BUF
SCL
SDA
STOP START
t
HD:STA
tR
t
LOW
t
HD:STA
t
HIGH
F
t
t
SU:DAT
REPEATED
START
t
SU:STA
t
HD:STA
t
SP
tSU:STO
DS1050
13 of 17
TYPICAL OPERATING CHARACTERISTICS DS1050
(VCC = 5.0V; T = +25ºC, unless otherwise specified)
SUPPLY CURRENT (mA)
DS1050 SUPPLY CURRENT vs. FREQUENCY
10
15
20
25
30
35
40
45
50
55
0 5 10 15 20 25 30
FREQUENCY (kHz)
DS1050 Supply Current vs Freq, 3.3V
DS1050 Supply Current vs Freq, 5V
DUTY CYCLE (%)
DS1050 DUTY CYCLE vs. POSITION
0
10
20
30
40
50
60
70
80
90
100
0 5 10 15 20 25 30
POSITION SETTING (DECIMAL)
DS1050 Duty Cycle vs Position,
3.3V and 5V
m nnm 33v n AN—t: >o=m30mzm
DS1050
14 of 17
TYPICAL OPERATING CHARACTERISTICS DS1050-001
(VCC = 5.0V, T = +25ºC, unless otherwise specified)
DS1050-001 FREQUENCY vs. TEMPERATURE
0.985
0.990
0.995
1.000
1.005
1.010
1.015
1.020
1.025
1.030
-40-20 0 20406080
TEMPERATURE (C)
DS1050-001 Freq vs Temp, 3.3V
DS1050-001 Freq vs Temp, 5V
SUPPLY CURRENT (mA)
DS1050-001 SUPPLY CURRENT vs. TEMPERATURE
10
15
20
25
30
35
40
-40-200 20406080
TEMPERATURE (C)
DS1050-001 Supply Current vs Temp,
3.3V
DS1050
-
001 Supply Current vs Temp 5V
ANT—v: >UszOWw—n.
DS1050
15 of 17
TYPICAL OPERATING CHARACTERISTICS DS1050-005
(VCC = 5.0V, T = +25ºC, unless otherwise specified)
DS1050-005 FREQUENCY vs. TEMPERATURE
4.95
5
5.05
5.1
5.15
5.2
-40-20 0 20406080
TEMPERATURE (C)
DS1050-005 Freq vs Temp, 3.3V
DS1050-005 Freq vs Temp, 5V
SUPPLY CURRENT (mA)
DS1050-005 SUPPLY CURRENT vs. TEMPERATURE
10
15
20
25
30
35
40
45
-40-200 20406080
TEMPERATURE (C)
DS1050-005 Supply Current vs Temp, 3.3V
DS1050-005 Supply Current vs Temp, 5V
ANT—v: >Uzm30wmu
DS1050
16 of 17
TYPICAL OPERATING CHARACTERISTICS DS1050-010
(VCC = 3V, T = +25ºC, unless otherwise specified)
DS1050-010 FREQUENCY vs. TEMPERATURE
10.3
10.35
10.4
10.45
10.5
10.55
10.6
10.65
10.7
-40 -20 0 20 40 60 80
TEMPERATURE (C)
DS1050-010 Freq vs Temp, 3.3V
DS1050-010 Freq vs Temp, 5V
SUPPLY CURRENT (mA)
DS1050-010 SUPPLY CURRENT vs. TEMPERATURE
10
15
20
25
30
35
40
45
50
-40-20 0 20406080
TEMPERATURE (C)
DS1050-010 Supply Current vs Temp, 3.3V
DS1050-010 Supply Current vs Temp, 5V
Anzé >ozm50mEu
DS1050
17 of 17
TYPICAL OPERATING CHARACTERISTICS DS1050-025
(VCC = 5.0V; T = +25ºC, unless otherwise specified)
DS1050-025 FREQUENCY vs. TEMPERATURE
25.2
25.4
25.6
25.8
26
26.2
26.4
26.6
26.8
-40-200 20406080
TEMPERATURE (C)
DS1050-025 Freq vs Temp, 3.3V
DS1050-025 Freq vs Temp, 5V
SUPPLY CURRENT (mA)
DS1050-025 SUPPLY CURRENT vs. TEMPERATURE
10
15
20
25
30
35
40
45
50
55
-40-20 0 20406080
TEMPERATURE (C)
DS1050-025 Supply Current vs Temp, 3.3V
DS1050-025 Supply Current vs Temp, 5V

Products related to this Datasheet

IC OSC PROG TIMER 25KHZ 8SOIC
IC OSC PROG TIMER 5KHZ 8SOIC
IC OSC PROG TIMER 10KHZ 8SOIC
IC OSC PROG TIMER 10KHZ 8SOIC
IC OSC PROG TIMER 5KHZ 8SOIC
IC OSC PROG TIMER 10KHZ 8USOP
IC OSC PROG TIMER 5KHZ 8USOP
IC OSC PROG TIMER 1KHZ 8USOP
IC OSC PROG TIMER 1KHZ 8SOIC
IC OSC PROG TIMER 25KHZ 8USOP
IC OSC PROG TIMER 10KHZ 8SOIC
IC OSC PROG TIMER 5KHZ 8SOIC
IC OSC PROG TIMER 5KHZ 8SOIC
IC OSC PROG TIMER 25KHZ 8SOIC
IC OSC PROG TIMER 1KHZ 8SOIC
IC OSC PROG TIMER 10KHZ 8USOP
IC OSC PROG TIMER 1KHZ 8USOP
IC OSC PROG TIMER 5KHZ 8USOP
IC OSC PROG TIMER 10KHZ 8SOIC
IC OSC PROG TIMER 1KHZ 8SOIC
IC OSC PROG TIMER 25KHZ 8SOIC
IC OSC PROG TIMER 5KHZ 8SOIC
IC OSC PROG TIMER 1KHZ 8USOP
IC OSC PROG TIMER 5KHZ 8USOP
IC OSC PROG TIMER 25KHZ 8USOP
IC OSC PROG TIMER 1KHZ 8SOIC
IC OSC PROG TIMER 25KHZ 8SOIC
IC OSC PROG TIMER 25KHZ 8SOIC
IC OSC PROG TIMER 5KHZ 8SOIC
IC OSC PROG TIMER 10KHZ 8SOIC