Flip Flops

Results: 3
Stocking Options
Environmental Options
Media
Marketplace Product
3Results

Showing
of 3
Mfr Part #
Quantity Available
Price
Series
Package
Product Status
Function
Type
Output Type
Number of Elements
Number of Bits per Element
Clock Frequency
Max Propagation Delay @ V, Max CL
Trigger Type
Current - Output High, Low
Voltage - Supply
Current - Quiescent (Iq)
Input Capacitance
Operating Temperature
Mounting Type
Supplier Device Package
Package / Case
TLC074IN
SN74HC74N
IC FF D-TYPE DUAL 1BIT 14DIP
Texas Instruments
5,720
In Stock
35,444
Marketplace
1 : $0.88000
Tube
719 : $0.42000
Bulk
Bulk
Tube
Active
Set(Preset) and Reset
D-Type
Complementary
2
1
60 MHz
30ns @ 6V, 50pF
Positive Edge
5.2mA, 5.2mA
2V ~ 6V
4 µA
3 pF
-40°C ~ 85°C (TA)
Through Hole
14-PDIP
14-DIP (0.300", 7.62mm)
TLC074IN
SN74ACT74N
IC FF D-TYPE DUAL 1BIT 14DIP
Texas Instruments
1,223
In Stock
18,235
Marketplace
1 : $0.63000
Tube
1,044 : $0.29000
Bulk
Bulk
Tube
Active
Set(Preset) and Reset
D-Type
Complementary
2
1
210 MHz
11ns @ 5V, 50pF
Positive Edge
24mA, 24mA
4.5V ~ 5.5V
2 µA
3 pF
-40°C ~ 85°C (TA)
Through Hole
14-PDIP
14-DIP (0.300", 7.62mm)
16-DIP SOT38-1
SN74HC109N
IC FF JK TYPE DUAL 1BIT 16DIP
Texas Instruments
1,182
In Stock
3,829
Marketplace
1 : $0.78000
Tube
815 : $0.37000
Bulk
Bulk
Tube
Active
Set(Preset) and Reset
JK Type
Complementary
2
1
60 MHz
30ns @ 6V, 50pF
Positive Edge
5.2mA, 5.2mA
2V ~ 6V
4 µA
3 pF
-40°C ~ 85°C (TA)
Through Hole
16-PDIP
16-DIP (0.300", 7.62mm)
Showing
of 3

Flip Flops


Flip-flops are elementary digital memory devices capable of storing a single logic state or "bit" of information. They have at least two inputs; one or more to communicate the data to be stored and another to indicate the point in time to store it. Different flip-flop types such as D (delay), SR (Set-Reset), and JK respond differently to the signals presented to their inputs and can be used to implement different logical functions. They differ from latches in that they are edge sensitive devices, whose retained logic state changes only at the moment a valid clock signal is received.