TLC551, TLC551Y Datasheet by Texas Instruments

description RESET t_tt_tt_tt_t l—Il—Il—Il—I High Output-Current Capability Sink 100 mA Typ Source 10 mA Typ ' Output Fully Compatible With CMOS, TTL, and MOS Low Supply Current Reduces Spikes During Output Trans'tions THRES i Single-Supply Operation From 1 V to 15 V R ' Functionally Interchangeable With the R NE555; Has Same Pinout ESD Protection Exceeds 2000 V Per Tile 1 MIL-STD-883C, Method 3015.2 GND The TLC551 is a monolithic timin circuit labricated using the TI LinCMOS prociss. The RESET can ove'r‘de TR'G' Wh‘ch can we timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies up to to the NE555 timer, this device uses smaller timing capacitors because of its high input impe more accurate time delays and oscillations are possible. Power consumption is low acro power supply voltage. Like the NE555, the TL0551 has a trigger level equal to approximately onerthird of the su threshold level equal to approximately tworthirds of the supply voltage. These levels can b the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger I set and the output goes high. ll TRIG is above the trigger level and the threshold input (TH threshold level, the lliprflop is reset and the output is low. The reset input (RESET) can over and can be used to initiate a new timing cycle. If RESET is low, the fliprflop is reset and Whenever the output is low, a lowrimpedance path is provided between DISCH and GND should be tied to an appropriate logic level to prevent false triggering. Whilethe CMOS output is capable ol sinking over 1 00 mA and sourcing over 1 0 mA, the TLCS reduced supplyrcurrent spikes during output transitions. This minimizes the need for the capacitors required by the NE555. The TLCSSiC is characterized for operation from 0°C to 70°C. A This device contains circuits to protect its inpuls and outputs against damage due to nign slatlc voltages or el circuits nave oeen dualtlted to protect this device against electrostatic discharges (ESD) at up to 2 kV aooor fl: ‘ Metnoo 3015, however ll is advised that precautions be taken to avoid application ot any voltage nigne voltages to these highrimpedance Circuils. During storage or handling, tne device leads should be snorted should be plaoed lrl conductive loam. In a circulL unuseo inputs snould always be connected to an apprdpr prelerably eitner supply voltage or ground. SpeCilic guidelines tor handling devices at this type are cont Guidelines [or Handling Electrosla(lorDischargerSensilit/e (5503) Devices and Assemblies available lrorn LinCMOS is a trademark at Texas lnslrumenls Incorporated, PRODMC‘HON mu inlcimstlcn ix current .a at uubllntlnn time. Mia,ammmetals".monument“imam scum vmy mural ”more to. "unison you. Millennium.” EXAS Copyright 1997,Texa INSTRUMENTS POST OFFICE cox $55303 - DALLAS. TEXAS 75265 i—Lt;
TLC551, TLC551Y
LinCMOS TIMERS
SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Very Low Power Consumption
1 mW Typ at VDD = 5 V
Capable of Operation in Astable Mode
CMOS Output Capable of Swinging Rail
to Rail
High Output-Current Capability
Sink 100 mA Typ
Source 10 mA Typ
Output Fully Compatible With CMOS, TTL,
and MOS
Low Supply Current Reduces Spikes
During Output Transitions
Single-Supply Operation From 1 V to 15 V
Functionally Interchangeable With the
NE555; Has Same Pinout
ESD Protection Exceeds 2000 V Per
MIL-STD-883C, Method 3015.2
description
The TLC551 is a monolithic timing circuit
fabricated using the TI LinCMOSprocess. The
timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies up to 2 MHz. Compared
to the NE555 timer, this device uses smaller timing capacitors because of its high input impedance. As a result,
more accurate time delays and oscillations are possible. Power consumption is low across the full range of
power supply voltage.
Like the NE555, the TLC551 has a trigger level equal to approximately one-third of the supply voltage and a
threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of
the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is
set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the
threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs
and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low.
Whenever the output is low, a low-impedance path is provided between DISCH and GND. All unused inputs
should be tied to an appropriate logic level to prevent false triggering.
While the CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the TLC551 exhibits greatly
reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling
capacitors required by the NE555.
The TLC551C is characterized for operation from 0°C to 70°C.
This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These
circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C,
Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated
voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device
should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level,
preferably either supply voltage or ground. Specific guidelines for handling devices of this type are contained in the publication
Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies
available from Texas Instruments.
LinCMOS is a trademark of Texas Instruments Incorporated.
Copyright 1997, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
D, DB, P, OR PW PACKAGE
(TOP VIEW)
1
2
3
4
8
7
6
5
GND
TRIG
OUT
RESET
VDD
DISCH
THRES
CONT
GND
RESET
CONT
VDD
1
T
HRES
TRIG
R
R
R
DISCH
OUT
S
R
R1
RESET can override TRIG, which can override THRES.
5
6
2
1
7
3
f
unctional block diagram
4
8
a ‘ "1’ 1 ,;?:§"‘—= 4 WV“““““““““““““‘ *4“ TEXAS INSTRUMENTS
TLC551, TLC551Y
LinCMOS TIMERS
SLFS044A – FEBRUARY 1984 – REVISED MAY 1997
2POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
AVAILABLE OPTIONS
PACKAGED DEVICES
TAVDD
RANGE
SMALL
OUTLINE
(D)
SSOP
(DB) PLASTIC DIP
(P) TSSOP
(PW)
CHIP FORM
(Y)
0°C to 70°C1 V to 16 V TLC551CD TLC551CDBLE TLC551CP TLC551CPWLE TLC551Y
The D package is available taped and reeled. Add the suffix R (e.g., TLC551CDR). The DB and PW packages are only
available left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TLC551CDBLE). Chips are
tested at 25°C.
FUNCTION TABLE
RESET
VOLTAGE†TRIGGER
VOLTAGE†THRESHOLD
VOLTAGE†OUTPUT DISCHARGE
SWITCH
<MIN Irrelevant Irrelevant Low On
>MAX <MIN Irrelevant High Off
>MAX >MAX >MAX Low On
>MAX >MAX <MIN As previously established
†For conditions shown as MIN or MAX, use the appropriate value specified under
electrical characteristics.
TLC551Y chip information
This chip, when properly assembled, displays characteristics similar to the TLC551. Thermal compression or
ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive
epoxy or a gold-silicon preform.
BONDING PAD ASSIGNMENTS
50
64
GND
RESETCONT
VDD
1
THRES
TRIG
R
R
R
DISCH
OUT
S
R
R1
RESET can override TRIG, which can override THRES.
CHIP THICKNESS: 15 TYPICAL
BONDING PADS: 4 × 4 MINIMUM
TJmax = 150°C
TOLERANCES ARE ±10%.
ALL DIMENSIONS ARE IN MILS.
PIN (1) IS INTERNALLY CONNECTED
TO BACKSIDE OF CHIP.
(5)
(6)
(2)
(1)
(7)
(4)
(8)
(3)
TLC551, TLC551Y
LinCMOSTM TIMERS
SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
•3
equivalent schematic
THRES
CONT
TRIG RESET
VDD
DISCH
OUT
GND
Transistors
COMPONENT COUNT
Resistors
39
5
VDD *9 TEXAS INSTRUMENTS
TLC551, TLC551Y
LinCMOS TIMERS
SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997
4POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage, VDD (see Note 1) 18 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, VI (any input) –0.3 to VDD
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sink current, discharge or output 150 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Source current, output, IO 15 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous total power dissipation See Dissipation Rating Table. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range 0°C to 70°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
†Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to network GND.
DISSIPATION RATING TABLE
PACKAGE TA ≤ 25°C
POWER RATING DERATING FACTOR
ABOVE TA = 25°CTA = 70°C
POWER RATING
D
DB
P
PW
725 mW
525 mW
1000 mW
525 mW
5.8 mW/°C
4.2 mW/°C
8.0 mW/°C
4.2 mW/°C
464 mW
336 mW
640 mW
336 mW
recommended operating conditions
MIN MAX UNIT
Supply voltage, VDD 1 15 V
Operating free-air temperature range, TA0 70 °C
Threshnld voltage Threshnld c-‘rvent Trlgger voltage Trlgger (2' went Reset vgtlage Reset current Dlscharge smltch on slage vollage Dlscharge swmzh all stage voltage ngh1e"ela-‘1p”tvnl1age u, m “A Low le"el outp -t voltage loo uA S”pp1“c‘r¥ent See Note 2 *9 TEXAS INSTRUMENTS
TLC551, TLC551Y
LinCMOS TIMERS
SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
electrical characteristics at specified free-air temperature, VDD = 1 V
PARAMETER TEST CONDITIONS TA†MIN TYP MAX UNIT
VIT
Threshold voltage
25°C 0.475 0.67 0.85
V
V
IT
Threshold
v
oltage
Full range 0.45 0.875
V
IIT
Threshold current
25°C 10 p
A
I
IT
Threshold
c
u
rrent
70°C 75
pA
VI(TRIG)
Trigger voltage
25°C 0.15 0.33 0.425
V
V
I(TRIG)
Trigger
v
oltage
Full range 0.1 0.45
V
II(TRIG)
Trigger current
25°C 10 p
A
I
I(TRIG)
Trigger
c
u
rrent
70°C 75
pA
VI(RESET)
Reset voltage
25°C 0.4 0.7 1
V
V
I(RESET)
Reset
v
oltage
Full range 0.3 1
V
II(RESET)
Reset current
25°C 10 p
A
I
I(RESET)
Reset
c
u
rrent
70°C 75
pA
Control voltage (open circuit) as a percentage of
supply voltage 70°C 66.7%
Discharge switch on stage voltage
IOL = 100 µA
25°C 0.02 0.15
V
Discharge
s
w
itch
on
-
stage
v
oltage
I
OL =
100
µ
A
Full range 0.2
V
Discharge switch off stage voltage
25°C 0.1
nA
Discharge
s
w
itch
off
-
stage
v
oltage
70°C 0.5
nA
VOH
High level out
p
ut voltage
IOH =10µA
25°C 0.6 0.98
V
V
OH
High
-
le
v
el
o
u
tp
u
t
v
oltage
I
OH = –
10
µ
A
Full range 0.6
V
VOL
Low level out
p
ut voltage
IOL = 100 µA
25°C 0.03 0.2
V
V
OL
Lo
w-
le
v
el
o
u
tp
u
t
v
oltage
I
OL =
100
µ
A
Full range 0.25
V
IDD
Su
pp
ly current
See Note 2
25°C 15 100
µA
I
DD
S
u
ppl
y
c
u
rrent
See
Note
2
Full range 150 µ
A
†Full range is 0°C to 70°C.
NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.
Thresho‘d vmtage Thresho‘d c‘ 'rrent Tnggervmtage Tngger c mm R9591 vohage R9591 a War“ Dvscharge s-“Nch on stage "altage Dvscharge s-“xtch a" stage vmtage vah Ie~'91 nulpm Wattage w ‘ 7 300 LA Lo-*-1e' e? output vanage PL : 1 mA 5‘ ‘ppl" currem See Nme 2 *9 TEXAS INSTRUMENTS
TLC551, TLC551Y
LinCMOS TIMERS
SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997
6POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
electrical characteristics at specified free-air temperature, VDD = 2 V
PARAMETER TEST CONDITIONS TA†MIN TYP MAX UNIT
VIT
25°C 0.95 1.33 1.65
V
V
IT
v
Full range 0.85 1.75
V
IIT
25°C 10 p
A
I
IT
u
70°C 75
pA
VI(TRIG)
25°C 0.4 0.67 0.95
V
V
I(TRIG)
v
Full range 0.3 1.05
V
II(TRIG)
25°C 10 p
A
I
I(TRIG)
u
70°C 75
pA
VI(RESET)
25°C 0.4 1.1 1.5
V
V
I(RESET)
v
Full range 0.3 1.8
V
II(RESET)
25°C 10 p
A
I
I(RESET)
u
70°C 75
pA
Control voltage (open circuit) as a percentage of
supply voltage 70°C 66.7%
IOL =1mA
25°C 0.03 0.2
V
w
-
v
I
OL =
1
mA
Full range 0.25
V
25°C 0.1
nA
w
-
v
70°C 0.5
nA
VOH
p
IOH = 300 µA
25°C 1.5 1.9
V
V
OH
-
v
u
u
v
I
OH = –
300
µ
A
Full range 1.5
V
VOL
p
IOL =1mA
25°C 0.07 0.3
V
V
OL
w-
v
u
u
v
I
OL =
1
mA
Full range 0.35
V
IDD
pp
See Note 2
25°C 65 250
µA
I
DD
u
y
u
See
Note
2
Full range 400 µ
A
†Full range is 0°C to 70°C.
NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.
Threshola vnllage Threshold current Trrggervollage Trlggero rrenl Fleset voltage Reset current Drsoharge swnch on stage vollage Dlscharge smnoh oll slage "image Hrgh level Burp”! "altage ~ 1 mA l—L:BmA Low level outpm vollage In : 5 MA |~L:32mA S"ppl~' current See Note 2 *9 TEXAS INSTRUMENTS
TLC551, TLC551Y
LinCMOS TIMERS
SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
electrical characteristics at specified free-air temperature, VDD = 5 V
PARAMETER TEST CONDITIONS TA†MIN TYP MAX UNIT
VIT
25°C 2.8 3.3 3.8
V
V
IT
v
Full range 2.7 3.9
V
IIT
25°C 10 p
A
I
IT
u
70°C 75
pA
VI(TRIG)
25°C 1.36 1.66 1.96
V
V
I(TRIG)
v
Full range 1.26 2.06
V
II(TRIG)
25°C 10 p
A
I
I(TRIG)
u
70°C 75
pA
VI(RESET)
25°C 0.4 1.1 1.5
V
V
I(RESET)
v
Full range 0.3 1.8
V
II(RESET)
25°C 10 p
A
I
I(RESET)
u
70°C 75
pA
Control voltage (open circuit) as a percentage of
supply voltage 70°C 66.7%
IOL =10mA
25°C 0.14 0.5
V
w
-
v
I
OL =
10
mA
Full range 0.6
V
25°C 0.1
nA
w
-
v
70°C 0.5
nA
VOH
p
IOH =1mA
25°C 4.1 4.8
V
V
OH
-
v
u
u
v
I
OH = –
1
mA
Full range 4.1
V
IOL =8mA
25°C 0.21 0.4
I
OL =
8
mA
Full range 0.5
VOL
p
IOL =5mA
25°C 0.13 0.3
V
V
OL
w-
v
u
u
v
I
OL =
5
mA
Full range 0.4
V
IOL =32mA
25°C 0.08 0.3
I
OL =
3
.
2
mA
Full range 0.35
IDD
pp
See Note 2
25°C 170 350
µA
I
DD
u
y
u
See
Note
2
Full range 500 µ
A
†Full range is 0°C to 70°C.
NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.
Thresho‘d vmtage Thresho‘d c‘ 'rrent Tnggervmtage Tngger c mm R9591 vohage R9591 a War“ Dvscharge s-“Nch on stage "altage Dvscharge s-“xtch a" stage vmtage H‘gh le"e1 mupm ~ouage Low (eve? Dmput vanage 8 ppl“ current I1: 100mA I1: 100mA |~L:50mA |~L:mmA See Note 2 VDD:5Vm15V, A Fl‘ 10 M0 *9 TEXAS INSTRUMENTS B
TLC551, TLC551Y
LinCMOS TIMERS
SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997
8POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
electrical characteristics at specified free-air temperature, VDD = 15 V
PARAMETER TEST CONDITIONS TA†MIN TYP MAX UNIT
VIT
Threshold voltage
25°C 9.45 10.55
V
V
IT
Threshold
v
oltage
Full range 9.35 10.65
V
IIT
Threshold current
25°C 10 p
A
I
IT
Threshold
c
u
rrent
70°C 75
pA
VI(TRIG)
Trigger voltage
25°C 4.65 5 5.35
V
V
I(TRIG)
Trigger
v
oltage
Full range 4.55 5.45
V
II(TRIG)
Trigger current
25°C 10 p
A
I
I(TRIG)
Trigger
c
u
rrent
70°C 75
pA
VI(RESET)
Reset voltage
25°C 0.4 1.1 1.5
V
V
I(RESET)
Reset
v
oltage
Full range 0.3 1.8
V
II(RESET)
Reset current
25°C 10 p
A
I
I(RESET)
Reset
c
u
rrent
70°C 75
pA
Control voltage (open circuit) as a percentage of
supply voltage 70°C 66.7%
Discharge switch on stage voltage
IOL = 100 mA
25°C 0.77 1.7
V
Discharge
s
w
itch
on
-
stage
v
oltage
I
OL =
100
mA
Full range 1.8
V
Discharge switch off stage voltage
25°C 0.1
nA
Discharge
s
w
itch
off
-
stage
v
oltage
70°C 0.5
nA
IOH =10mA
25°C 12.5 14.2
I
OH = –
10
mA
Full range 12.5
VOH
High level out
p
ut voltage
IOH =5mA
25°C 13.5 14.6
V
V
OH
High
-
le
v
el
o
u
tp
u
t
v
oltage
I
OH = –
5
mA
Full range 13.5
V
IOH =1mA
25°C 14.2 14.9
I
OH = –
1
mA
Full range 14.2
IOL = 100 mA
25°C 1.28 3.2
I
OL =
100
mA
Full range 3.6
VOL
Low level out
p
ut voltage
IOL =50mA
25°C 0.63 1
V
V
OL
Lo
w-
le
v
el
o
u
tp
u
t
v
oltage
I
OL =
50
mA
Full range 1.3
V
IOL =10mA
25°C 0.12 0.3
I
OL =
10
mA
Full range 0.4
IDD
Su
pp
ly current
See Note 2
25°C 360 600
µA
I
DD
S
u
ppl
y
c
u
rrent
See
Note
2
Full range 800 µ
A
†Full range is 0°C to 70°C.
NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.
operating characteristics, VDD = 5 V, TA = 25°C (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Initial error of timing interval‡V
DD
= 5 V to 15 V, R
A
= R
B
= 1 kΩ to 100 kΩ,1% 3%
Supply voltage sensitivity of timing interval
DD ,
CT = 0.1 µF,
AB ,
See Note 3 0.1 0.5 %/V
trRise time, output pulse
RL=10MΩ
CL=10
p
F
20 75
ns
tfFall time, output pulse
R
L =
10
MΩ
,
C
L =
10
pF
15 60
ns
fmax Maximum frequency in astable mode RA = 470 Ω,
CT = 200 pF RB = 200 Ω,
See Note 3 1.2 1.8 MHz
‡Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process
run.
NOTE 3: RA, RB, and CT are as defined in Figure 3.
VI RESET ‘I RESET *5 TEXAS INSTRUMENTS
TLC551, TLC551Y
LinCMOS TIMERS
SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
electrical characteristics at VDD = 5 V, TA = 25°C
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VIT Threshold voltage 2.8 3.3 3.8 V
IIT Threshold current 10 pA
VI(TRIG) Trigger voltage 1.36 1.66 1.96 V
II(TRIG) Trigger current 10 pA
VI(RESET) Reset voltage 0.4 1.1 1.5 V
II(RESET) Reset current 10 pA
Control voltage (open circuit) as a percentage of supply voltage 66.7%
Discharge switch on-state voltage IOL = 10 mA 0.14 0.5 V
Discharge switch off-state current 0.1 nA
VOH High-level output voltage IOH = – 1 mA 4.1 4.8 V
IOL = 8 mA 0.21 0.4
VOL Low-level output voltage IOL = 5 mA 0.13 0.3 V
IOL = 3.2 mA 0.08 0.3
IDD Supply current See Note 2 170 350 µA
NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.
TYPICAL CHARACTERISTICS
Figure 1
2
1025 75
Discharge Switch On-State Resistance –
DISCHARGE SWITCH ON-STATE RESISTANCE
vs
FREE-AIR TEMPERATURE
50 100
10
4
20
100
40
7
70
Ω
TA – Free-Air Temperature – °C
VDD = 2 V, IO = 1 mA
VDD = 5 V, IO = 10 mA
VDD = 15 V, IO = 100 mA
Figure 2
100
00 2 4 6 8 12 16
PROPAGATION DELAY TIMES (TO DISCHARGE
OUTPUT FROM TRIGGER AND THRESHOLD
SHORTED TOGETHER)
vs
SUPPLY VOLTAGE
10 14
400
200
500
600
300
VDD – Supply Voltage – V
2018
PHL
t,
PLH
t – Propagation Delay Times – ns
tPLH‡
tPHL
IO(on) ≥1 mA
CL ≈0
TA = 25°C
‡The effects of the load resistance on these values must be
taken into account separately.
*9 TEXAS INSTRUMENTS 10 p057 OFFICE aox $553133 - DALLAS IEXAS 752s5
TLC551, TLC551Y
LinCMOS TIMERS
SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997
10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
0.1 µF
0.1 µF
CT
CL
RL
Output
RB
RA
GND
TRIG
THRES
RESET
DISCH
CONT VDD
OUT
VDD
2/3 VDD
1/3 VDD
GND
tPHL
tPLH
tc(H) tc(L)
CIRCUIT TRIGGER AND THRESHOLD VOLTAGE WAVEFORM
TLC551
3
85
4
7
6
2
1
VDD
Figure 3. Astable Operation
Connecting TRIG to THRES, as shown in Figure 3, causes the timer to run as a multivibrator. The capacitor CT
charges through RA and RB to the threshold voltage level (approximately 0.67 VDD) and then discharges through RB
only to the value of the trigger voltage level (approximately 0.33 VDD). The output is high during the charging cycle
(tc(H)) and low during the discharge cycle (tc(L)). The duty cycle is controlled by the values of RA, and RB, and CT, as
shown in the equations below.
tc(H) CT(RARB)In2 (In2 0.693)
tc(L) CTRBIn 2
Period tc(H) tc(L) CT(RA2RB)In2
Output driver duty cycle tc(L)
tc(H) tc(L) 1– RB
RA2RB
Output waveform duty cycle tc(H)
tc(H) tc(L)
RB
RA2RB
The 0.1-µF capacitor at CONT in Figure 3 decreases the period by about 10%.
The formulas shown above do not allow for any propagation delay times from TRIG and THRES to DISCH. These
delay times add directly to the period and create differences between calculated and actual values that increase with
frequency. In addition, the internal on-state resistance ron during discharge adds to RB to provide another source of
timing error in the calculation when RB is very low or ron is very high.
*9 TEXAS INSTRUMENTS
TLC551, TLC551Y
LinCMOS TIMERS
SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997
11
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
The equations below provide better agreement with measured values.
tc(H) CT(RARB)In 3–exp –tPLH
CT(RBron)tPHL
tc(L) CT(RBron)In 3–exp –tPHL
CT(RARB)tPLH
These equations and those given earlier are similar in that a time constant is multiplied by the logarithm of a number
or function. The limit values of the logarithmic terms must be between In 2 at low frequencies and In 3 at extremely
high frequencies. For a duty cycle close to 50%, an appropriate constant for the logarithmic terms can be substituted
with good results. Duty cycles less than 50% tc(H)
tc(H) tc(L)
require that tc(H)
tc(L)
<1 and possibly RA ≤ ron. These
conditions can be difficult to obtain.
In monostable applications, the trip point of the trigger input can be set by a voltage applied to CONT. An input voltage
between 10% and 80% of the supply voltage from a resistor divider with at least 500-µA bias provides good results.
PINS “ |:| 14 a 0.2441 JHHHHHH IT 0.2231 0.157 (4,00) 0.150 (3,31) 1, wmaw, A ,fi W 7; A Sea 7 0.059 (1.75) MAX M 1 0.004 (0,113) *9 TEXAS INSTRUMENTS 12 POST OFFICE on $55303 ' DALL
TLC551, TLC551Y
LinCMOS TIMERS
SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997
12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL INFORMATION
D (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE
14 PIN SHOWN
4040047/D 10/96
0.228 (5,80)
0.244 (6,20)
0.069 (1,75) MAX 0.010 (0,25)
0.004 (0,10)
1
14
0.014 (0,35)
0.020 (0,51)
A
0.157 (4,00)
0.150 (3,81)
7
8
0.044 (1,12)
0.016 (0,40)
Seating Plane
0.010 (0,25)
PINS **
0.008 (0,20) NOM
A MIN
A MAX
DIM
Gage Plane
0.189
(4,80)
(5,00)
0.197
8
(8,55)
(8,75)
0.337
14
0.344
(9,80)
16
0.394
(10,00)
0.386
0.004 (0,10)
M
0.010 (0,25)
0.050 (1,27)
0°–8°
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
D. Falls within JEDEC MS-012
mi 1/ J @— FJfig f.- F T"?! H HHHHHHHHHHHHH I j O fiHHHHHHHHHHHHH 72 *4" TEXAS INSTRUMENTS
TLC551, TLC551Y
LinCMOS TIMERS
SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997
13
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL INFORMATION
DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE
4040065 /C 10/95
28 PIN SHOWN
Gage Plane
8,20
7,40
0,15 NOM
0,63
1,03
0,25
38
12,90
12,30
28
10,50
24
8,50
Seating Plane
9,907,90
30
10,50
9,90
0,38
5,60
5,00
15
0,22
14
A
28
1
2016
6,50
6,50
14
0,05 MIN
5,905,90
DIM
A MAX
A MIN
PINS **
2,00 MAX
6,90
7,50
0,65 M
0,15
0°–8°
0,10
3,30
8
2,70
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150
’_‘,_‘,—‘r—‘ *9 TEXAS INSTRUMENTS
TLC551, TLC551Y
LinCMOS TIMERS
SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997
14 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL INFORMATION
P (R-PDIP-T8) PLASTIC DUAL-IN-LINE PACKAGE
4040082/B 03/95
0.310 (7,87)
0.290 (7,37)
0.010 (0,25) NOM
0.400 (10,60)
0.355 (9,02)
58
41
0.020 (0,51) MIN
0.070 (1,78) MAX
0.240 (6,10)
0.260 (6,60)
0.200 (5,08) MAX
0.125 (3,18) MIN
0.015 (0,38)
0.021 (0,53)
Seating Plane
M
0.010 (0,25)
0.100 (2,54) 0°–15°
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001
MHHHHHHHBTT o l ' fiHHHHHg, f HA4} Gage Plane 5“ 7,, :::J E u,25 1i \ i Sealing Plane $ H ) ‘ 17.4 LA 7 :20 MAX ”5 MIN; A )J PINS “ *9 TEXAS INSTRUMENTS 9057 omca aox $55303 - u
TLC551, TLC551Y
LinCMOS TIMERS
SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997
15
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL INFORMATION
PW (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE
4040064/E 08/96
14 PIN SHOWN
Seating Plane
0,05 MIN
1,20 MAX
1
A
7
14
0,19
4,50
4,30
8
6,20
6,60
0,30
0,75
0,50
0,25
Gage Plane
0,15 NOM
0,65 M
0,10
0°–8°
0,10
PINS **
A MIN
A MAX
DIM
2,90
3,10
8
4,90
5,10
14
6,60
6,404,90
5,10
16
7,70
20
7,90
24
9,60
9,80
28
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153
TEXAS INSTRUMENTS Samples Samples Samples
PACKAGE OPTION ADDENDUM
www.ti.com 14-Aug-2021
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead finish/
Ball material
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
TLC551CD ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 551C
TLC551CP ACTIVE PDIP P 8 50 RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TLC551CP
TLC551CPE4 ACTIVE PDIP P 8 50 RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TLC551CP
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
I TEXAS INSTRUMENTS
PACKAGE OPTION ADDENDUM
www.ti.com 14-Aug-2021
Addendum-Page 2
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party
intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,
costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available either
on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s
applicable warranties or warranty disclaimers for TI products.IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated