Child pages
  • I2S Pmod Quick Start (VHDL)

Versions Compared


  • This line was added.
  • This line was removed.
  • Formatting was changed.


The reset_n input port must have a logic high for the I2S Playback system to operate.  A low signal on this port asynchronously resets the system.  During reset, the internal I2S Transceiver component holds the sclk, ws, and sd_tx ports low.  Any transmit currently underway is discontinued.  Any receive currently in progress is abandoned.  All internal data buffers are cleared.  Once released from reset, the I2S Transceiver restarts its operation, and playback resumes.