Child pages
  • PS/2 Mouse Interface (VHDL)

Versions Compared


  • This line was added.
  • This line was removed.
  • Formatting was changed.


This PS/2 Mouse Interface is a programmable logic component that seamlessly makes PS/2 mouse data available to FPGA logic.  It synchronizes the clocks domains, debounces the input signals, resets and initializes the mouse to stream data, continuously receives the data, and notifies the user logic when new data from the mouse is available on its parallel output bus.

Related Topics

PS/2 Host Transceiver (VHDL)

PS/2 Keyboard Interface (VHDL)


Comments, feedback, and questions can be sent to