Child pages
  • TMDS Encoder (VHDL)

Versions Compared


  • This line was added.
  • This line was removed.
  • Formatting was changed.


Table 1 describes the TMDS encoder’s ports.

Table 1.  Port Descriptions

PortWidthModeData TypeInterfaceDescription
clk1instandard logicuser logicSystem clock.
disp_ena1instandard logicuser logic0: outputs control word based on the control input
1: outputs encoded 10-bit data based on 8-bit data input
control2instandard logic vectoruser logicMSB is control bit C1, and LSB is control bit C0
d_in8instandard logic vectoruser logic8-bit data to be encoded
q_out10outstandard logic vectoruser logic10-bit encoded output