Child pages
  • PWM Generator (VHDL)

Versions Compared


  • This line was added.
  • This line was removed.
  • Formatting was changed.


PortWidthModeData TypeInterfaceDescription
clk1instandard logicuser logicSystem clock.
reset_n1instandard logicuser logicAsynchronous active low reset.
ena1instandard logicuser logic

0: PWM continues outputting current duty cycle.

1: latches in the new duty cycle and adjusts the PWM outputs at the center of their pulses.

dutyM*instandard _ logic _ vectoruser logicNew duty cycle.
pwm_outN^outstandard _ logic _ vectorloadOutput PWM signals.  The PWM modulates around the center of the the pulse.  The phases are evenly spaced over the period.
pwm_n_outN^outstandard _ logic _ vectorloadInverse of the PWM outputs.


Comments, feedback, and questions can be sent to